ARM: OMAP2+: Fix imprecise external abort caused by bogus SRAM init
[deliverable/linux.git] / arch / arm / mach-omap2 / pdata-quirks.c
CommitLineData
6a08e1e6
TL
1/*
2 * Legacy platform_data quirks
3 *
4 * Copyright (C) 2013 Texas Instruments
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#include <linux/clk.h>
71900314 11#include <linux/davinci_emac.h>
5f0a2c69 12#include <linux/gpio.h>
6a08e1e6
TL
13#include <linux/init.h>
14#include <linux/kernel.h>
8651bd8c 15#include <linux/of_platform.h>
d565b5f4 16#include <linux/ti_wilink_st.h>
f9d50fef
GI
17#include <linux/wl12xx.h>
18#include <linux/mmc/card.h>
19#include <linux/mmc/host.h>
20#include <linux/regulator/machine.h>
21#include <linux/regulator/fixed.h>
6a08e1e6 22
30a69ef7 23#include <linux/platform_data/pinctrl-single.h>
910f1678 24#include <linux/platform_data/iommu-omap.h>
6da74c54 25#include <linux/platform_data/wkup_m3.h>
30a69ef7 26
f5887fe5
TL
27#include <asm/siginfo.h>
28#include <asm/signal.h>
30a69ef7 29
6a08e1e6
TL
30#include "common.h"
31#include "common-board-devices.h"
32#include "dss-common.h"
faf4bd47 33#include "control.h"
910f1678 34#include "omap_device.h"
deff82e6
SR
35#include "omap-secure.h"
36#include "soc.h"
f9d50fef 37#include "hsmmc.h"
6a08e1e6
TL
38
39struct pdata_init {
40 const char *compatible;
41 void (*fn)(void);
42};
43
f734a9b3 44static struct of_dev_auxdata omap_auxdata_lookup[];
dad12d11 45static struct twl4030_gpio_platform_data twl_gpio_auxdata;
fa590c92 46
fa590c92
TL
47#ifdef CONFIG_MACH_NOKIA_N8X0
48static void __init omap2420_n8x0_legacy_init(void)
49{
50 omap_auxdata_lookup[0].platform_data = n8x0_legacy_init();
51}
52#else
53#define omap2420_n8x0_legacy_init NULL
54#endif
55
faf4bd47 56#ifdef CONFIG_ARCH_OMAP3
b96b332f
TL
57/*
58 * Configures GPIOs 126, 127 and 129 to 1.8V mode instead of 3.0V
59 * mode for MMC1 in case bootloader did not configure things.
60 * Note that if the pins are used for MMC1, pbias-regulator
61 * manages the IO voltage.
62 */
63static void __init omap3_gpio126_127_129(void)
64{
65 u32 reg;
66
67 reg = omap_ctrl_readl(OMAP343X_CONTROL_PBIAS_LITE);
68 reg &= ~OMAP343X_PBIASLITEVMODE1;
69 reg |= OMAP343X_PBIASLITEPWRDNZ1;
70 omap_ctrl_writel(reg, OMAP343X_CONTROL_PBIAS_LITE);
71 if (cpu_is_omap3630()) {
72 reg = omap_ctrl_readl(OMAP34XX_CONTROL_WKUP_CTRL);
73 reg |= OMAP36XX_GPIO_IO_PWRDNZ;
74 omap_ctrl_writel(reg, OMAP34XX_CONTROL_WKUP_CTRL);
75 }
76}
77
faf4bd47
AK
78static void __init hsmmc2_internal_input_clk(void)
79{
80 u32 reg;
81
82 reg = omap_ctrl_readl(OMAP343X_CONTROL_DEVCONF1);
83 reg |= OMAP2_MMCSDIO2ADPCLKISEL;
84 omap_ctrl_writel(reg, OMAP343X_CONTROL_DEVCONF1);
85}
15c9887e 86
910f1678
SA
87static struct iommu_platform_data omap3_iommu_pdata = {
88 .reset_name = "mmu",
89 .assert_reset = omap_device_assert_hardreset,
90 .deassert_reset = omap_device_deassert_hardreset,
91};
92
0f0cfc69
TL
93static int omap3_sbc_t3730_twl_callback(struct device *dev,
94 unsigned gpio,
95 unsigned ngpio)
96{
97 int res;
98
99 res = gpio_request_one(gpio + 2, GPIOF_OUT_INIT_HIGH,
d234e423 100 "wlan pwr");
0f0cfc69
TL
101 if (res)
102 return res;
103
104 gpio_export(gpio, 0);
105
106 return 0;
107}
108
b62d91e5
DL
109static void __init omap3_sbc_t3x_usb_hub_init(int gpio, char *hub_name)
110{
111 int err = gpio_request_one(gpio, GPIOF_OUT_INIT_LOW, hub_name);
112
113 if (err) {
114 pr_err("SBC-T3x: %s reset gpio request failed: %d\n",
115 hub_name, err);
116 return;
117 }
118
119 gpio_export(gpio, 0);
120
121 udelay(10);
122 gpio_set_value(gpio, 1);
123 msleep(1);
124}
125
0f0cfc69
TL
126static void __init omap3_sbc_t3730_twl_init(void)
127{
128 twl_gpio_auxdata.setup = omap3_sbc_t3730_twl_callback;
129}
130
131static void __init omap3_sbc_t3730_legacy_init(void)
132{
b62d91e5 133 omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub");
0f0cfc69
TL
134}
135
40ecc02e
DL
136static void __init omap3_sbc_t3530_legacy_init(void)
137{
b62d91e5 138 omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub");
40ecc02e
DL
139}
140
f734a9b3 141static struct ti_st_plat_data wilink_pdata = {
d565b5f4
EBS
142 .nshutdown_gpio = 137,
143 .dev_name = "/dev/ttyO1",
144 .flow_cntrl = 1,
145 .baud_rate = 300000,
146};
147
148static struct platform_device wl18xx_device = {
149 .name = "kim",
150 .id = -1,
151 .dev = {
152 .platform_data = &wilink_pdata,
153 }
154};
155
156static struct platform_device btwilink_device = {
157 .name = "btwilink",
158 .id = -1,
159};
160
161static void __init omap3_igep0020_rev_f_legacy_init(void)
162{
d565b5f4
EBS
163 platform_device_register(&wl18xx_device);
164 platform_device_register(&btwilink_device);
165}
166
167static void __init omap3_igep0030_rev_g_legacy_init(void)
15c9887e 168{
d565b5f4
EBS
169 platform_device_register(&wl18xx_device);
170 platform_device_register(&btwilink_device);
15c9887e 171}
79b39f79
TL
172
173static void __init omap3_evm_legacy_init(void)
174{
5b7610f2 175 hsmmc2_internal_input_clk();
79b39f79 176}
71900314
TL
177
178static void am35xx_enable_emac_int(void)
179{
180 u32 v;
181
182 v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR);
183 v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR |
184 AM35XX_CPGMAC_C0_MISC_PULSE_CLR | AM35XX_CPGMAC_C0_RX_THRESH_CLR);
185 omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR);
186 omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */
187}
188
189static void am35xx_disable_emac_int(void)
190{
191 u32 v;
192
193 v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR);
194 v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR);
195 omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR);
196 omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */
197}
198
199static struct emac_platform_data am35xx_emac_pdata = {
200 .interrupt_enable = am35xx_enable_emac_int,
201 .interrupt_disable = am35xx_disable_emac_int,
202};
203
fb45105a 204static void __init am35xx_emac_reset(void)
71900314
TL
205{
206 u32 v;
207
208 v = omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET);
209 v &= ~AM35XX_CPGMACSS_SW_RST;
210 omap_ctrl_writel(v, AM35XX_CONTROL_IP_SW_RESET);
211 omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); /* OCP barrier */
212}
deff82e6 213
fb45105a
DL
214static struct gpio cm_t3517_wlan_gpios[] __initdata = {
215 { 56, GPIOF_OUT_INIT_HIGH, "wlan pwr" },
216 { 4, GPIOF_OUT_INIT_HIGH, "xcvr noe" },
217};
218
219static void __init omap3_sbc_t3517_wifi_init(void)
220{
221 int err = gpio_request_array(cm_t3517_wlan_gpios,
222 ARRAY_SIZE(cm_t3517_wlan_gpios));
223 if (err) {
224 pr_err("SBC-T3517: wl12xx gpios request failed: %d\n", err);
225 return;
226 }
227
228 gpio_export(cm_t3517_wlan_gpios[0].gpio, 0);
229 gpio_export(cm_t3517_wlan_gpios[1].gpio, 0);
230
231 msleep(100);
232 gpio_set_value(cm_t3517_wlan_gpios[1].gpio, 0);
233}
234
235static void __init omap3_sbc_t3517_legacy_init(void)
236{
b62d91e5
DL
237 omap3_sbc_t3x_usb_hub_init(152, "cm-t3517 usb hub");
238 omap3_sbc_t3x_usb_hub_init(98, "sb-t35 usb hub");
fb45105a
DL
239 am35xx_emac_reset();
240 hsmmc2_internal_input_clk();
241 omap3_sbc_t3517_wifi_init();
fb45105a
DL
242}
243
244static void __init am3517_evm_legacy_init(void)
245{
246 am35xx_emac_reset();
247}
f83ccb93 248
14c0a5b4
SR
249static struct platform_device omap3_rom_rng_device = {
250 .name = "omap3-rom-rng",
251 .id = -1,
252 .dev = {
253 .platform_data = rx51_secure_rng_call,
254 },
255};
256
deff82e6
SR
257static void __init nokia_n900_legacy_init(void)
258{
259 hsmmc2_internal_input_clk();
260
261 if (omap_type() == OMAP2_DEVICE_TYPE_SEC) {
262 if (IS_ENABLED(CONFIG_ARM_ERRATA_430973)) {
263 pr_info("RX-51: Enabling ARM errata 430973 workaround\n");
264 /* set IBE to 1 */
265 rx51_secure_update_aux_cr(BIT(6), 0);
266 } else {
3d0cb73e
JP
267 pr_warn("RX-51: Not enabling ARM errata 430973 workaround\n");
268 pr_warn("Thumb binaries may crash randomly without this workaround\n");
deff82e6 269 }
14c0a5b4
SR
270
271 pr_info("RX-51: Registring OMAP3 HWRNG device\n");
272 platform_device_register(&omap3_rom_rng_device);
273
deff82e6
SR
274 }
275}
63dd5bc0
SR
276
277static void __init omap3_tao3530_legacy_init(void)
278{
279 hsmmc2_internal_input_clk();
deff82e6 280}
fc53e2cc 281
f9d50fef
GI
282/* omap3pandora legacy devices */
283#define PANDORA_WIFI_IRQ_GPIO 21
284#define PANDORA_WIFI_NRESET_GPIO 23
285
fc53e2cc
GI
286static struct platform_device pandora_backlight = {
287 .name = "pandora-backlight",
288 .id = -1,
289};
290
f9d50fef
GI
291static struct regulator_consumer_supply pandora_vmmc3_supply[] = {
292 REGULATOR_SUPPLY("vmmc", "omap_hsmmc.2"),
293};
294
295static struct regulator_init_data pandora_vmmc3 = {
296 .constraints = {
297 .valid_ops_mask = REGULATOR_CHANGE_STATUS,
298 },
299 .num_consumer_supplies = ARRAY_SIZE(pandora_vmmc3_supply),
300 .consumer_supplies = pandora_vmmc3_supply,
301};
302
303static struct fixed_voltage_config pandora_vwlan = {
304 .supply_name = "vwlan",
305 .microvolts = 1800000, /* 1.8V */
306 .gpio = PANDORA_WIFI_NRESET_GPIO,
307 .startup_delay = 50000, /* 50ms */
308 .enable_high = 1,
309 .init_data = &pandora_vmmc3,
310};
311
312static struct platform_device pandora_vwlan_device = {
313 .name = "reg-fixed-voltage",
314 .id = 1,
315 .dev = {
316 .platform_data = &pandora_vwlan,
317 },
318};
319
320static void pandora_wl1251_init_card(struct mmc_card *card)
321{
322 /*
323 * We have TI wl1251 attached to MMC3. Pass this information to
324 * SDIO core because it can't be probed by normal methods.
325 */
326 if (card->type == MMC_TYPE_SDIO || card->type == MMC_TYPE_SD_COMBO) {
327 card->quirks |= MMC_QUIRK_NONSTD_SDIO;
328 card->cccr.wide_bus = 1;
329 card->cis.vendor = 0x104c;
330 card->cis.device = 0x9066;
331 card->cis.blksize = 512;
332 card->cis.max_dtr = 24000000;
333 card->ocr = 0x80;
334 }
335}
336
337static struct omap2_hsmmc_info pandora_mmc3[] = {
338 {
339 .mmc = 3,
340 .caps = MMC_CAP_4_BIT_DATA | MMC_CAP_POWER_OFF_CARD,
341 .gpio_cd = -EINVAL,
342 .gpio_wp = -EINVAL,
343 .init_card = pandora_wl1251_init_card,
344 },
345 {} /* Terminator */
346};
347
348static void __init pandora_wl1251_init(void)
349{
350 struct wl1251_platform_data pandora_wl1251_pdata;
351 int ret;
352
353 memset(&pandora_wl1251_pdata, 0, sizeof(pandora_wl1251_pdata));
354
355 pandora_wl1251_pdata.power_gpio = -1;
356
357 ret = gpio_request_one(PANDORA_WIFI_IRQ_GPIO, GPIOF_IN, "wl1251 irq");
358 if (ret < 0)
359 goto fail;
360
361 pandora_wl1251_pdata.irq = gpio_to_irq(PANDORA_WIFI_IRQ_GPIO);
362 if (pandora_wl1251_pdata.irq < 0)
363 goto fail_irq;
364
365 pandora_wl1251_pdata.use_eeprom = true;
366 ret = wl1251_set_platform_data(&pandora_wl1251_pdata);
367 if (ret < 0)
368 goto fail_irq;
369
370 return;
371
372fail_irq:
373 gpio_free(PANDORA_WIFI_IRQ_GPIO);
374fail:
375 pr_err("wl1251 board initialisation failed\n");
376}
377
fc53e2cc
GI
378static void __init omap3_pandora_legacy_init(void)
379{
380 platform_device_register(&pandora_backlight);
f9d50fef
GI
381 platform_device_register(&pandora_vwlan_device);
382 omap_hsmmc_init(pandora_mmc3);
383 omap_hsmmc_late_init(pandora_mmc3);
384 pandora_wl1251_init();
fc53e2cc 385}
faf4bd47
AK
386#endif /* CONFIG_ARCH_OMAP3 */
387
f5887fe5
TL
388#ifdef CONFIG_SOC_TI81XX
389static int fault_fixed_up;
390
391static int t410_abort_handler(unsigned long addr, unsigned int fsr,
392 struct pt_regs *regs)
393{
394 if ((fsr == 0x406 || fsr == 0xc06) && !fault_fixed_up) {
395 pr_warn("External imprecise Data abort at addr=%#lx, fsr=%#x ignored.\n",
396 addr, fsr);
397 fault_fixed_up = 1;
398 return 0;
399 }
400
401 return 1;
402}
403
404static void __init t410_abort_init(void)
405{
406 hook_fault_code(16 + 6, t410_abort_handler, SIGBUS, BUS_OBJERR,
407 "imprecise external abort");
408}
409#endif
410
67eb1e6e 411#if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5)
910f1678
SA
412static struct iommu_platform_data omap4_iommu_pdata = {
413 .reset_name = "mmu_cache",
414 .assert_reset = omap_device_assert_hardreset,
415 .deassert_reset = omap_device_deassert_hardreset,
416};
3e7a3185
TL
417#endif
418
6da74c54
DG
419#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
420static struct wkup_m3_platform_data wkup_m3_data = {
421 .reset_name = "wkup_m3",
422 .assert_reset = omap_device_assert_hardreset,
423 .deassert_reset = omap_device_deassert_hardreset,
424};
425#endif
426
3e7a3185
TL
427#ifdef CONFIG_SOC_OMAP5
428static void __init omap5_uevm_legacy_init(void)
429{
3e7a3185
TL
430}
431#endif
432
30a69ef7
TL
433static struct pcs_pdata pcs_pdata;
434
435void omap_pcs_legacy_init(int irq, void (*rearm)(void))
436{
437 pcs_pdata.irq = irq;
438 pcs_pdata.rearm = rearm;
439}
440
dad12d11
TL
441/*
442 * GPIOs for TWL are initialized by the I2C bus and need custom
443 * handing until DSS has device tree bindings.
444 */
445void omap_auxdata_legacy_init(struct device *dev)
446{
447 if (dev->platform_data)
448 return;
449
450 if (strcmp("twl4030-gpio", dev_name(dev)))
451 return;
452
453 dev->platform_data = &twl_gpio_auxdata;
454}
455
036582f7
TL
456/*
457 * Few boards still need auxdata populated before we populate
458 * the dev entries in of_platform_populate().
459 */
460static struct pdata_init auxdata_quirks[] __initdata = {
fa590c92
TL
461#ifdef CONFIG_SOC_OMAP2420
462 { "nokia,n800", omap2420_n8x0_legacy_init, },
463 { "nokia,n810", omap2420_n8x0_legacy_init, },
464 { "nokia,n810-wimax", omap2420_n8x0_legacy_init, },
0f0cfc69
TL
465#endif
466#ifdef CONFIG_ARCH_OMAP3
467 { "compulab,omap3-sbc-t3730", omap3_sbc_t3730_twl_init, },
fa590c92 468#endif
036582f7
TL
469 { /* sentinel */ },
470};
471
f734a9b3 472static struct of_dev_auxdata omap_auxdata_lookup[] __initdata = {
036582f7
TL
473#ifdef CONFIG_MACH_NOKIA_N8X0
474 OF_DEV_AUXDATA("ti,omap2420-mmc", 0x4809c000, "mmci-omap.0", NULL),
e92ce89c
FB
475 OF_DEV_AUXDATA("menelaus", 0x72, "1-0072", &n8x0_menelaus_platform_data),
476 OF_DEV_AUXDATA("tlv320aic3x", 0x18, "2-0018", &n810_aic33_data),
036582f7 477#endif
30a69ef7
TL
478#ifdef CONFIG_ARCH_OMAP3
479 OF_DEV_AUXDATA("ti,omap3-padconf", 0x48002030, "48002030.pinmux", &pcs_pdata),
4b416368 480 OF_DEV_AUXDATA("ti,omap3-padconf", 0x480025a0, "480025a0.pinmux", &pcs_pdata),
30a69ef7 481 OF_DEV_AUXDATA("ti,omap3-padconf", 0x48002a00, "48002a00.pinmux", &pcs_pdata),
910f1678
SA
482 OF_DEV_AUXDATA("ti,omap2-iommu", 0x5d000000, "5d000000.mmu",
483 &omap3_iommu_pdata),
71900314
TL
484 /* Only on am3517 */
485 OF_DEV_AUXDATA("ti,davinci_mdio", 0x5c030000, "davinci_mdio.0", NULL),
486 OF_DEV_AUXDATA("ti,am3517-emac", 0x5c000000, "davinci_emac.0",
487 &am35xx_emac_pdata),
30a69ef7 488#endif
6da74c54
DG
489#ifdef CONFIG_SOC_AM33XX
490 OF_DEV_AUXDATA("ti,am3352-wkup-m3", 0x44d00000, "44d00000.wkup_m3",
491 &wkup_m3_data),
492#endif
30a69ef7
TL
493#ifdef CONFIG_ARCH_OMAP4
494 OF_DEV_AUXDATA("ti,omap4-padconf", 0x4a100040, "4a100040.pinmux", &pcs_pdata),
495 OF_DEV_AUXDATA("ti,omap4-padconf", 0x4a31e040, "4a31e040.pinmux", &pcs_pdata),
67eb1e6e 496#endif
874fef7d
NM
497#ifdef CONFIG_SOC_OMAP5
498 OF_DEV_AUXDATA("ti,omap5-padconf", 0x4a002840, "4a002840.pinmux", &pcs_pdata),
499 OF_DEV_AUXDATA("ti,omap5-padconf", 0x4ae0c840, "4ae0c840.pinmux", &pcs_pdata),
500#endif
b0a3d0da
NM
501#ifdef CONFIG_SOC_DRA7XX
502 OF_DEV_AUXDATA("ti,dra7-padconf", 0x4a003400, "4a003400.pinmux", &pcs_pdata),
503#endif
dbbe9770
K
504#ifdef CONFIG_SOC_AM43XX
505 OF_DEV_AUXDATA("ti,am437-padconf", 0x44e10800, "44e10800.pinmux", &pcs_pdata),
6da74c54
DG
506 OF_DEV_AUXDATA("ti,am4372-wkup-m3", 0x44d00000, "44d00000.wkup_m3",
507 &wkup_m3_data),
dbbe9770 508#endif
67eb1e6e 509#if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5)
910f1678
SA
510 OF_DEV_AUXDATA("ti,omap4-iommu", 0x4a066000, "4a066000.mmu",
511 &omap4_iommu_pdata),
512 OF_DEV_AUXDATA("ti,omap4-iommu", 0x55082000, "55082000.mmu",
513 &omap4_iommu_pdata),
30a69ef7 514#endif
8651bd8c
TL
515 { /* sentinel */ },
516};
517
036582f7
TL
518/*
519 * Few boards still need to initialize some legacy devices with
520 * platform data until the drivers support device tree.
521 */
6a08e1e6 522static struct pdata_init pdata_quirks[] __initdata = {
faf4bd47 523#ifdef CONFIG_ARCH_OMAP3
fb45105a 524 { "compulab,omap3-sbc-t3517", omap3_sbc_t3517_legacy_init, },
40ecc02e 525 { "compulab,omap3-sbc-t3530", omap3_sbc_t3530_legacy_init, },
0f0cfc69 526 { "compulab,omap3-sbc-t3730", omap3_sbc_t3730_legacy_init, },
deff82e6 527 { "nokia,omap3-n900", nokia_n900_legacy_init, },
faf4bd47
AK
528 { "nokia,omap3-n9", hsmmc2_internal_input_clk, },
529 { "nokia,omap3-n950", hsmmc2_internal_input_clk, },
d565b5f4
EBS
530 { "isee,omap3-igep0020-rev-f", omap3_igep0020_rev_f_legacy_init, },
531 { "isee,omap3-igep0030-rev-g", omap3_igep0030_rev_g_legacy_init, },
b96b332f 532 { "logicpd,dm3730-torpedo-devkit", omap3_gpio126_127_129, },
79b39f79 533 { "ti,omap3-evm-37xx", omap3_evm_legacy_init, },
71900314 534 { "ti,am3517-evm", am3517_evm_legacy_init, },
63dd5bc0 535 { "technexion,omap3-tao3530", omap3_tao3530_legacy_init, },
fc53e2cc
GI
536 { "openpandora,omap3-pandora-600mhz", omap3_pandora_legacy_init, },
537 { "openpandora,omap3-pandora-1ghz", omap3_pandora_legacy_init, },
faf4bd47 538#endif
f5887fe5
TL
539#ifdef CONFIG_SOC_TI81XX
540 { "hp,t410", t410_abort_init, },
faf4bd47 541#endif
3e7a3185
TL
542#ifdef CONFIG_SOC_OMAP5
543 { "ti,omap5-uevm", omap5_uevm_legacy_init, },
544#endif
6a08e1e6
TL
545 { /* sentinel */ },
546};
547
036582f7 548static void pdata_quirks_check(struct pdata_init *quirks)
6a08e1e6 549{
6a08e1e6
TL
550 while (quirks->compatible) {
551 if (of_machine_is_compatible(quirks->compatible)) {
552 if (quirks->fn)
553 quirks->fn();
554 break;
555 }
556 quirks++;
557 }
558}
036582f7 559
31957609 560void __init pdata_quirks_init(const struct of_device_id *omap_dt_match_table)
036582f7 561{
57df5380
TL
562 /*
563 * We still need this for omap2420 and omap3 PM to work, others are
564 * using drivers/misc/sram.c already.
565 */
566 if (of_machine_is_compatible("ti,omap2420") ||
567 of_machine_is_compatible("ti,omap3"))
568 omap_sdrc_init(NULL, NULL);
569
036582f7
TL
570 pdata_quirks_check(auxdata_quirks);
571 of_platform_populate(NULL, omap_dt_match_table,
572 omap_auxdata_lookup, NULL);
573 pdata_quirks_check(pdata_quirks);
574}
This page took 0.12461 seconds and 5 git commands to generate.