projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/s390/linux
[deliverable/linux.git] / arch / arm / mach-omap2 / pm34xx.c
CommitLineData
8bd22949
KH		 1/*
2 * OMAP3 Power Management Routines
3 *
4 * Copyright (C) 2006-2008 Nokia Corporation
5 * Tony Lindgren <tony@atomide.com>
6 * Jouni Hogander
7 *
2f5939c3
RN		 8 * Copyright (C) 2007 Texas Instruments, Inc.
9 * Rajendra Nayak <rnayak@ti.com>
10 *
8bd22949
KH		 11 * Copyright (C) 2005 Texas Instruments, Inc.
12 * Richard Woodruff <r-woodruff2@ti.com>
13 *
14 * Based on pm.c for omap1
15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License version 2 as
18 * published by the Free Software Foundation.
19 */
20
21#include <linux/pm.h>
22#include <linux/suspend.h>
23#include <linux/interrupt.h>
24#include <linux/module.h>
25#include <linux/list.h>
26#include <linux/err.h>
27#include <linux/gpio.h>
c40552bc 28#include <linux/clk.h>
dccaad89 29#include <linux/delay.h>
5a0e3ad6 30#include <linux/slab.h>
45c3eb7d 31#include <linux/omap-dma.h>
4b25408f
TL		 32#include <linux/platform_data/gpio-omap.h>
33
5e7c58dc 34#include <trace/events/power.h>
8bd22949 35
bf027ca1 36#include <asm/fncpy.h>
2c74a0ce 37#include <asm/suspend.h>
9f97da78 38#include <asm/system_misc.h>
2c74a0ce 39
1540f214 40#include "clockdomain.h"
72e06d08 41#include "powerdomain.h"
e4c060db 42#include "soc.h"
4e65331c 43#include "common.h"
ff4ae5d9 44#include "cm3xxx.h"
8bd22949 45#include "cm-regbits-34xx.h"
99f0b8d6 46#include "gpmc.h"
8bd22949 47#include "prm-regbits-34xx.h"
139563ad 48#include "prm3xxx.h"
8bd22949 49#include "pm.h"
13a6fe0f 50#include "sdrc.h"
bf027ca1 51#include "sram.h"
4814ced5 52#include "control.h"
3b8c4ebb 53#include "vc.h"
13a6fe0f 54
8cdfd834
NM		 55/* pm34xx errata defined in pm.h */
56u16 pm34xx_errata;
57
8bd22949
KH		 58struct power_state {
59 struct powerdomain *pwrdm;
60 u32 next_state;
10f90ed2 61#ifdef CONFIG_SUSPEND
8bd22949 62 u32 saved_state;
10f90ed2 63#endif
8bd22949
KH		 64 struct list_head node;
65};
66
67static LIST_HEAD(pwrst_list);
68
27d59a4a 69static int (*_omap_save_secure_sram)(u32 *addr);
46e130d2 70void (*omap3_do_wfi_sram)(void);
27d59a4a 71
fa3c2a4f
RN		 72static struct powerdomain *mpu_pwrdm, *neon_pwrdm;
73static struct powerdomain *core_pwrdm, *per_pwrdm;
3a7ec26b 74
2f5939c3
RN		 75static void omap3_core_save_context(void)
76{
596efe47 77 omap3_ctrl_save_padconf();
dccaad89
TK		 78
79 /*
80 * Force write last pad into memory, as this can fail in some
83521291 81 * cases according to errata 1.157, 1.185
dccaad89
TK		 82 */
83 omap_ctrl_writel(omap_ctrl_readl(OMAP343X_PADCONF_ETK_D14),
84 OMAP343X_CONTROL_MEM_WKUP + 0x2a0);
85
2f5939c3
RN		 86 /* Save the Interrupt controller context */
87 omap_intc_save_context();
88 /* Save the GPMC context */
89 omap3_gpmc_save_context();
90 /* Save the system control module context, padconf already save above*/
91 omap3_control_save_context();
f2d11858 92 omap_dma_global_context_save();
2f5939c3
RN		 93}
94
95static void omap3_core_restore_context(void)
96{
97 /* Restore the control module context, padconf restored by h/w */
98 omap3_control_restore_context();
99 /* Restore the GPMC context */
100 omap3_gpmc_restore_context();
101 /* Restore the interrupt controller context */
102 omap_intc_restore_context();
f2d11858 103 omap_dma_global_context_restore();
2f5939c3
RN		 104}
105
9d97140b
TK		 106/*
107 * FIXME: This function should be called before entering off-mode after
108 * OMAP3 secure services have been accessed. Currently it is only called
109 * once during boot sequence, but this works as we are not using secure
110 * services.
111 */
617fcc98 112static void omap3_save_secure_ram_context(void)
27d59a4a
TK		 113{
114 u32 ret;
617fcc98 115 int mpu_next_state = pwrdm_read_next_pwrst(mpu_pwrdm);
27d59a4a
TK		 116
117 if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
27d59a4a
TK		 118 /*
119 * MPU next state must be set to POWER_ON temporarily,
120 * otherwise the WFI executed inside the ROM code
121 * will hang the system.
122 */
123 pwrdm_set_next_pwrst(mpu_pwrdm, PWRDM_POWER_ON);
6dd1e357 124 ret = _omap_save_secure_sram((u32 *)(unsigned long)
27d59a4a 125 __pa(omap3_secure_ram_storage));
617fcc98 126 pwrdm_set_next_pwrst(mpu_pwrdm, mpu_next_state);
27d59a4a
TK		 127 /* Following is for error tracking, it should not happen */
128 if (ret) {
98179856 129 pr_err("save_secure_sram() returns %08x\n", ret);
27d59a4a
TK		 130 while (1)
131 ;
132 }
133 }
134}
135
77da2d91
JH		 136/*
137 * PRCM Interrupt Handler Helper Function
138 *
139 * The purpose of this function is to clear any wake-up events latched
140 * in the PRCM PM_WKST_x registers. It is possible that a wake-up event
141 * may occur whilst attempting to clear a PM_WKST_x register and thus
142 * set another bit in this register. A while loop is used to ensure
143 * that any peripheral wake-up events occurring while attempting to
144 * clear the PM_WKST_x are detected and cleared.
145 */
22f51371 146static int prcm_clear_mod_irqs(s16 module, u8 regs, u32 ignore_bits)
8bd22949 147{
71a80775 148 u32 wkst, fclk, iclk, clken;
77da2d91
JH		 149 u16 wkst_off = (regs == 3) ? OMAP3430ES2_PM_WKST3 : PM_WKST1;
150 u16 fclk_off = (regs == 3) ? OMAP3430ES2_CM_FCLKEN3 : CM_FCLKEN1;
151 u16 iclk_off = (regs == 3) ? CM_ICLKEN3 : CM_ICLKEN1;
5d805978
PW		 152 u16 grpsel_off = (regs == 3) ?
153 OMAP3430ES2_PM_MPUGRPSEL3 : OMAP3430_PM_MPUGRPSEL;
8cb0ac99 154 int c = 0;
8bd22949 155
c4d7e58f
PW		 156 wkst = omap2_prm_read_mod_reg(module, wkst_off);
157 wkst &= omap2_prm_read_mod_reg(module, grpsel_off);
22f51371 158 wkst &= ~ignore_bits;
8bd22949 159 if (wkst) {
c4d7e58f
PW		 160 iclk = omap2_cm_read_mod_reg(module, iclk_off);
161 fclk = omap2_cm_read_mod_reg(module, fclk_off);
77da2d91 162 while (wkst) {
71a80775 163 clken = wkst;
c4d7e58f 164 omap2_cm_set_mod_reg_bits(clken, module, iclk_off);
71a80775
VP		 165 /*
166 * For USBHOST, we don't know whether HOST1 or
167 * HOST2 woke us up, so enable both f-clocks
168 */
169 if (module == OMAP3430ES2_USBHOST_MOD)
170 clken |= 1 << OMAP3430ES2_EN_USBHOST2_SHIFT;
c4d7e58f
PW		 171 omap2_cm_set_mod_reg_bits(clken, module, fclk_off);
172 omap2_prm_write_mod_reg(wkst, module, wkst_off);
173 wkst = omap2_prm_read_mod_reg(module, wkst_off);
22f51371 174 wkst &= ~ignore_bits;
8cb0ac99 175 c++;
77da2d91 176 }
c4d7e58f
PW		 177 omap2_cm_write_mod_reg(iclk, module, iclk_off);
178 omap2_cm_write_mod_reg(fclk, module, fclk_off);
8bd22949 179 }
8cb0ac99
PW		 180
181 return c;
182}
183
22f51371 184static irqreturn_t _prcm_int_handle_io(int irq, void *unused)
8cb0ac99
PW		 185{
186 int c;
187
22f51371
TK		 188 c = prcm_clear_mod_irqs(WKUP_MOD, 1,
189 ~(OMAP3430_ST_IO_MASK | OMAP3430_ST_IO_CHAIN_MASK));
8cb0ac99 190
22f51371 191 return c ? IRQ_HANDLED : IRQ_NONE;
77da2d91 192}
8bd22949 193
22f51371 194static irqreturn_t _prcm_int_handle_wakeup(int irq, void *unused)
77da2d91 195{
22f51371 196 int c;
d6290a3e 197
22f51371
TK		 198 /*
199 * Clear all except ST_IO and ST_IO_CHAIN for wkup module,
200 * these are handled in a separate handler to avoid acking
201 * IO events before parsing in mux code
202 */
203 c = prcm_clear_mod_irqs(WKUP_MOD, 1,
204 OMAP3430_ST_IO_MASK | OMAP3430_ST_IO_CHAIN_MASK);
205 c += prcm_clear_mod_irqs(CORE_MOD, 1, 0);
206 c += prcm_clear_mod_irqs(OMAP3430_PER_MOD, 1, 0);
207 if (omap_rev() > OMAP3430_REV_ES1_0) {
208 c += prcm_clear_mod_irqs(CORE_MOD, 3, 0);
209 c += prcm_clear_mod_irqs(OMAP3430ES2_USBHOST_MOD, 1, 0);
210 }
8bd22949 211
22f51371 212 return c ? IRQ_HANDLED : IRQ_NONE;
8bd22949
KH		 213}
214
cbe26349
RK		 215static void omap34xx_save_context(u32 *save)
216{
217 u32 val;
218
219 /* Read Auxiliary Control Register */
220 asm("mrc p15, 0, %0, c1, c0, 1" : "=r" (val));
221 *save++ = 1;
222 *save++ = val;
223
224 /* Read L2 AUX ctrl register */
225 asm("mrc p15, 1, %0, c9, c0, 2" : "=r" (val));
226 *save++ = 1;
227 *save++ = val;
228}
229
29cb3cd2 230static int omap34xx_do_sram_idle(unsigned long save_state)
57f277b0 231{
cbe26349 232 omap34xx_cpu_suspend(save_state);
29cb3cd2 233 return 0;
57f277b0
RN		 234}
235
99e6a4d2 236void omap_sram_idle(void)
8bd22949
KH		 237{
238 /* Variable to tell what needs to be saved and restored
239 * in omap_sram_idle*/
240 /* save_state = 0 => Nothing to save and restored */
241 /* save_state = 1 => Only L1 and logic lost */
242 /* save_state = 2 => Only L2 lost */
243 /* save_state = 3 => L1, L2 and logic lost */
fa3c2a4f
RN		 244 int save_state = 0;
245 int mpu_next_state = PWRDM_POWER_ON;
246 int per_next_state = PWRDM_POWER_ON;
247 int core_next_state = PWRDM_POWER_ON;
72e06d08 248 int per_going_off;
eeb3711b 249 int core_prev_state;
13a6fe0f 250 u32 sdrc_pwr = 0;
8bd22949 251
8bd22949
KH		 252 mpu_next_state = pwrdm_read_next_pwrst(mpu_pwrdm);
253 switch (mpu_next_state) {
fa3c2a4f 254 case PWRDM_POWER_ON:
8bd22949
KH		 255 case PWRDM_POWER_RET:
256 /* No need to save context */
257 save_state = 0;
258 break;
61255ab9
RN		 259 case PWRDM_POWER_OFF:
260 save_state = 3;
261 break;
8bd22949
KH		 262 default:
263 /* Invalid state */
98179856 264 pr_err("Invalid mpu state in sram_idle\n");
8bd22949
KH		 265 return;
266 }
fe617af7 267
fa3c2a4f
RN		 268 /* NEON control */
269 if (pwrdm_read_pwrst(neon_pwrdm) == PWRDM_POWER_ON)
7139178e 270 pwrdm_set_next_pwrst(neon_pwrdm, mpu_next_state);
fa3c2a4f 271
40742fa8 272 /* Enable IO-PAD and IO-CHAIN wakeups */
658ce97e 273 per_next_state = pwrdm_read_next_pwrst(per_pwrdm);
ecf157d0 274 core_next_state = pwrdm_read_next_pwrst(core_pwrdm);
40742fa8 275
e0e29fd7 276 pwrdm_pre_transition(NULL);
ff2f8e5f 277
40742fa8 278 /* PER */
658ce97e 279 if (per_next_state < PWRDM_POWER_ON) {
72e06d08 280 per_going_off = (per_next_state == PWRDM_POWER_OFF) ? 1 : 0;
72e06d08 281 omap2_gpio_prepare_for_idle(per_going_off);
658ce97e
KH		 282 }
283
284 /* CORE */
fa3c2a4f 285 if (core_next_state < PWRDM_POWER_ON) {
2f5939c3
RN		 286 if (core_next_state == PWRDM_POWER_OFF) {
287 omap3_core_save_context();
f0611a5c 288 omap3_cm_save_context();
2f5939c3 289 }
fa3c2a4f 290 }
40742fa8 291
3b8c4ebb
TL		 292 /* Configure PMIC signaling for I2C4 or sys_off_mode */
293 omap3_vc_set_pmic_signaling(core_next_state);
294
f18cc2ff 295 omap3_intc_prepare_idle();
8bd22949 296
13a6fe0f 297 /*
30474544
PW		 298 * On EMU/HS devices ROM code restores a SRDC value
299 * from scratchpad which has automatic self refresh on timeout
300 * of AUTO_CNT = 1 enabled. This takes care of erratum ID i443.
301 * Hence store/restore the SDRC_POWER register here.
302 */
303 if (cpu_is_omap3430() && omap_rev() >= OMAP3430_REV_ES3_0 &&
304 (omap_type() == OMAP2_DEVICE_TYPE_EMU ||
305 omap_type() == OMAP2_DEVICE_TYPE_SEC) &&
f265dc4c 306 core_next_state == PWRDM_POWER_OFF)
13a6fe0f 307 sdrc_pwr = sdrc_read_reg(SDRC_POWER);
13a6fe0f 308
61255ab9 309 /*
076f2cc4
RK		 310 * omap3_arm_context is the location where some ARM context
311 * get saved. The rest is placed on the stack, and restored
312 * from there before resuming.
61255ab9 313 */
cbe26349
RK		 314 if (save_state)
315 omap34xx_save_context(omap3_arm_context);
076f2cc4 316 if (save_state == 1 || save_state == 3)
2c74a0ce 317 cpu_suspend(save_state, omap34xx_do_sram_idle);
076f2cc4
RK		 318 else
319 omap34xx_do_sram_idle(save_state);
8bd22949 320
f265dc4c 321 /* Restore normal SDRC POWER settings */
30474544
PW		 322 if (cpu_is_omap3430() && omap_rev() >= OMAP3430_REV_ES3_0 &&
323 (omap_type() == OMAP2_DEVICE_TYPE_EMU ||
324 omap_type() == OMAP2_DEVICE_TYPE_SEC) &&
13a6fe0f
TK		 325 core_next_state == PWRDM_POWER_OFF)
326 sdrc_write_reg(sdrc_pwr, SDRC_POWER);
327
658ce97e 328 /* CORE */
fa3c2a4f 329 if (core_next_state < PWRDM_POWER_ON) {
2f5939c3
RN		 330 core_prev_state = pwrdm_read_prev_pwrst(core_pwrdm);
331 if (core_prev_state == PWRDM_POWER_OFF) {
332 omap3_core_restore_context();
f0611a5c 333 omap3_cm_restore_context();
2f5939c3 334 omap3_sram_restore_context();
8a917d2f 335 omap2_sms_restore_context();
2f5939c3 336 }
658ce97e 337 }
f18cc2ff 338 omap3_intc_resume_idle();
658ce97e 339
e0e29fd7
KH		 340 pwrdm_post_transition(NULL);
341
658ce97e 342 /* PER */
e0e29fd7 343 if (per_next_state < PWRDM_POWER_ON)
43ffcd9a 344 omap2_gpio_resume_after_idle();
8bd22949
KH		 345}
346
8bd22949
KH		 347static void omap3_pm_idle(void)
348{
0bcd24b0 349 if (omap_irq_pending())
6b85638b 350 return;
8bd22949 351
5e7c58dc
JP		 352 trace_cpu_idle(1, smp_processor_id());
353
8bd22949
KH		 354 omap_sram_idle();
355
5e7c58dc 356 trace_cpu_idle(PWR_EVENT_EXIT, smp_processor_id());
8bd22949
KH		 357}
358
10f90ed2 359#ifdef CONFIG_SUSPEND
8bd22949
KH		 360static int omap3_pm_suspend(void)
361{
362 struct power_state *pwrst;
363 int state, ret = 0;
364
365 /* Read current next_pwrsts */
366 list_for_each_entry(pwrst, &pwrst_list, node)
367 pwrst->saved_state = pwrdm_read_next_pwrst(pwrst->pwrdm);
368 /* Set ones wanted by suspend */
369 list_for_each_entry(pwrst, &pwrst_list, node) {
eb6a2c75 370 if (omap_set_pwrdm_state(pwrst->pwrdm, pwrst->next_state))
8bd22949
KH		 371 goto restore;
372 if (pwrdm_clear_all_prev_pwrst(pwrst->pwrdm))
373 goto restore;
374 }
375
2bbe3af3
TK		 376 omap3_intc_suspend();
377
8bd22949
KH		 378 omap_sram_idle();
379
380restore:
381 /* Restore next_pwrsts */
382 list_for_each_entry(pwrst, &pwrst_list, node) {
8bd22949
KH		 383 state = pwrdm_read_prev_pwrst(pwrst->pwrdm);
384 if (state > pwrst->next_state) {
7852ec05
PW		 385 pr_info("Powerdomain (%s) didn't enter target state %d\n",
386 pwrst->pwrdm->name, pwrst->next_state);
8bd22949
KH		 387 ret = -1;
388 }
eb6a2c75 389 omap_set_pwrdm_state(pwrst->pwrdm, pwrst->saved_state);
8bd22949
KH		 390 }
391 if (ret)
98179856 392 pr_err("Could not enter target state in pm_suspend\n");
8bd22949 393 else
98179856 394 pr_info("Successfully put all powerdomains to target state\n");
8bd22949
KH		 395
396 return ret;
397}
2e4b62dc
DG		 398#else
399#define omap3_pm_suspend NULL
10f90ed2 400#endif /* CONFIG_SUSPEND */
8bd22949 401
1155e426
KH		 402
403/**
404 * omap3_iva_idle(): ensure IVA is in idle so it can be put into
405 * retention
406 *
407 * In cases where IVA2 is activated by bootcode, it may prevent
408 * full-chip retention or off-mode because it is not idle. This
409 * function forces the IVA2 into idle state so it can go
410 * into retention/off and thus allow full-chip retention/off.
411 *
412 **/
413static void __init omap3_iva_idle(void)
414{
415 /* ensure IVA2 clock is disabled */
c4d7e58f 416 omap2_cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);
1155e426
KH		 417
418 /* if no clock activity, nothing else to do */
c4d7e58f 419 if (!(omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSTST) &
1155e426
KH		 420 OMAP3430_CLKACTIVITY_IVA2_MASK))
421 return;
422
423 /* Reset IVA2 */
c4d7e58f 424 omap2_prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
2bc4ef71
PW		 425 OMAP3430_RST2_IVA2_MASK |
426 OMAP3430_RST3_IVA2_MASK,
37903009 427 OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
1155e426
KH		 428
429 /* Enable IVA2 clock */
c4d7e58f 430 omap2_cm_write_mod_reg(OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK,
1155e426
KH		 431 OMAP3430_IVA2_MOD, CM_FCLKEN);
432
433 /* Set IVA2 boot mode to 'idle' */
49e03402 434 omap3_ctrl_set_iva_bootmode_idle();
1155e426
KH		 435
436 /* Un-reset IVA2 */
c4d7e58f 437 omap2_prm_write_mod_reg(0, OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
1155e426
KH		 438
439 /* Disable IVA2 clock */
c4d7e58f 440 omap2_cm_write_mod_reg(0, OMAP3430_IVA2_MOD, CM_FCLKEN);
1155e426
KH		 441
442 /* Reset IVA2 */
c4d7e58f 443 omap2_prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK |
2bc4ef71
PW		 444 OMAP3430_RST2_IVA2_MASK |
445 OMAP3430_RST3_IVA2_MASK,
37903009 446 OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL);
1155e426
KH		 447}
448
8111b221 449static void __init omap3_d2d_idle(void)
8bd22949 450{
8111b221
KH		 451 u16 mask, padconf;
452
453 /* In a stand alone OMAP3430 where there is not a stacked
454 * modem for the D2D Idle Ack and D2D MStandby must be pulled
455 * high. S CONTROL_PADCONF_SAD2D_IDLEACK and
456 * CONTROL_PADCONF_SAD2D_MSTDBY to have a pull up. */
457 mask = (1 << 4) | (1 << 3); /* pull-up, enabled */
458 padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_MSTANDBY);
459 padconf |= mask;
460 omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_MSTANDBY);
461
462 padconf = omap_ctrl_readw(OMAP3_PADCONF_SAD2D_IDLEACK);
463 padconf |= mask;
464 omap_ctrl_writew(padconf, OMAP3_PADCONF_SAD2D_IDLEACK);
465
8bd22949 466 /* reset modem */
c4d7e58f 467 omap2_prm_write_mod_reg(OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK |
2bc4ef71 468 OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK,
37903009 469 CORE_MOD, OMAP2_RM_RSTCTRL);
c4d7e58f 470 omap2_prm_write_mod_reg(0, CORE_MOD, OMAP2_RM_RSTCTRL);
8111b221 471}
8bd22949 472
8111b221
KH		 473static void __init prcm_setup_regs(void)
474{
e5863689
G		 475 u32 omap3630_en_uart4_mask = cpu_is_omap3630() ?
476 OMAP3630_EN_UART4_MASK : 0;
477 u32 omap3630_grpsel_uart4_mask = cpu_is_omap3630() ?
478 OMAP3630_GRPSEL_UART4_MASK : 0;
479
4ef70c06 480 /* XXX This should be handled by hwmod code or SCM init code */
2fd0f75c 481 omap_ctrl_writel(OMAP3430_AUTOIDLE_MASK, OMAP2_CONTROL_SYSCONFIG);
b296c811 482
8bd22949
KH		 483 /*
484 * Enable control of expternal oscillator through
485 * sys_clkreq. In the long run clock framework should
486 * take care of this.
487 */
c4d7e58f 488 omap2_prm_rmw_mod_reg_bits(OMAP_AUTOEXTCLKMODE_MASK,
8bd22949
KH		 489 1 << OMAP_AUTOEXTCLKMODE_SHIFT,
490 OMAP3430_GR_MOD,
491 OMAP3_PRM_CLKSRC_CTRL_OFFSET);
492
493 /* setup wakup source */
c4d7e58f 494 omap2_prm_write_mod_reg(OMAP3430_EN_IO_MASK | OMAP3430_EN_GPIO1_MASK |
2fd0f75c 495 OMAP3430_EN_GPT1_MASK | OMAP3430_EN_GPT12_MASK,
8bd22949
KH		 496 WKUP_MOD, PM_WKEN);
497 /* No need to write EN_IO, that is always enabled */
c4d7e58f 498 omap2_prm_write_mod_reg(OMAP3430_GRPSEL_GPIO1_MASK |
275f675c
PW		 499 OMAP3430_GRPSEL_GPT1_MASK |
500 OMAP3430_GRPSEL_GPT12_MASK,
8bd22949 501 WKUP_MOD, OMAP3430_PM_MPUGRPSEL);
1155e426 502
b92c5721 503 /* Enable PM_WKEN to support DSS LPR */
c4d7e58f 504 omap2_prm_write_mod_reg(OMAP3430_PM_WKEN_DSS_EN_DSS_MASK,
b92c5721
SV		 505 OMAP3430_DSS_MOD, PM_WKEN);
506
b427f92f 507 /* Enable wakeups in PER */
c4d7e58f 508 omap2_prm_write_mod_reg(omap3630_en_uart4_mask |
e5863689 509 OMAP3430_EN_GPIO2_MASK | OMAP3430_EN_GPIO3_MASK |
2fd0f75c
PW		 510 OMAP3430_EN_GPIO4_MASK | OMAP3430_EN_GPIO5_MASK |
511 OMAP3430_EN_GPIO6_MASK | OMAP3430_EN_UART3_MASK |
512 OMAP3430_EN_MCBSP2_MASK | OMAP3430_EN_MCBSP3_MASK |
513 OMAP3430_EN_MCBSP4_MASK,
b427f92f 514 OMAP3430_PER_MOD, PM_WKEN);
eb350f74 515 /* and allow them to wake up MPU */
c4d7e58f 516 omap2_prm_write_mod_reg(omap3630_grpsel_uart4_mask |
e5863689 517 OMAP3430_GRPSEL_GPIO2_MASK |
275f675c
PW		 518 OMAP3430_GRPSEL_GPIO3_MASK |
519 OMAP3430_GRPSEL_GPIO4_MASK |
520 OMAP3430_GRPSEL_GPIO5_MASK |
521 OMAP3430_GRPSEL_GPIO6_MASK |
522 OMAP3430_GRPSEL_UART3_MASK |
523 OMAP3430_GRPSEL_MCBSP2_MASK |
524 OMAP3430_GRPSEL_MCBSP3_MASK |
525 OMAP3430_GRPSEL_MCBSP4_MASK,
eb350f74
KH		 526 OMAP3430_PER_MOD, OMAP3430_PM_MPUGRPSEL);
527
d3fd3290 528 /* Don't attach IVA interrupts */
a819c4f1
MG		 529 if (omap3_has_iva()) {
530 omap2_prm_write_mod_reg(0, WKUP_MOD, OMAP3430_PM_IVAGRPSEL);
531 omap2_prm_write_mod_reg(0, CORE_MOD, OMAP3430_PM_IVAGRPSEL1);
532 omap2_prm_write_mod_reg(0, CORE_MOD, OMAP3430ES2_PM_IVAGRPSEL3);
533 omap2_prm_write_mod_reg(0, OMAP3430_PER_MOD,
534 OMAP3430_PM_IVAGRPSEL);
535 }
d3fd3290 536
b1340d17 537 /* Clear any pending 'reset' flags */
c4d7e58f
PW		 538 omap2_prm_write_mod_reg(0xffffffff, MPU_MOD, OMAP2_RM_RSTST);
539 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP2_RM_RSTST);
540 omap2_prm_write_mod_reg(0xffffffff, OMAP3430_PER_MOD, OMAP2_RM_RSTST);
541 omap2_prm_write_mod_reg(0xffffffff, OMAP3430_EMU_MOD, OMAP2_RM_RSTST);
542 omap2_prm_write_mod_reg(0xffffffff, OMAP3430_NEON_MOD, OMAP2_RM_RSTST);
543 omap2_prm_write_mod_reg(0xffffffff, OMAP3430_DSS_MOD, OMAP2_RM_RSTST);
544 omap2_prm_write_mod_reg(0xffffffff, OMAP3430ES2_USBHOST_MOD, OMAP2_RM_RSTST);
b1340d17 545
014c46db 546 /* Clear any pending PRCM interrupts */
c4d7e58f 547 omap2_prm_write_mod_reg(0, OCP_MOD, OMAP3_PRM_IRQSTATUS_MPU_OFFSET);
014c46db 548
2d403f7b
TL		 549 /*
550 * We need to idle iva2_pwrdm even on am3703 with no iva2.
551 */
552 omap3_iva_idle();
a819c4f1 553
8111b221 554 omap3_d2d_idle();
8bd22949
KH		 555}
556
c40552bc
KH		 557void omap3_pm_off_mode_enable(int enable)
558{
559 struct power_state *pwrst;
560 u32 state;
561
562 if (enable)
563 state = PWRDM_POWER_OFF;
564 else
565 state = PWRDM_POWER_RET;
566
567 list_for_each_entry(pwrst, &pwrst_list, node) {
cc1b6028
EV		 568 if (IS_PM34XX_ERRATUM(PM_SDRC_WAKEUP_ERRATUM_i583) &&
569 pwrst->pwrdm == core_pwrdm &&
570 state == PWRDM_POWER_OFF) {
571 pwrst->next_state = PWRDM_POWER_RET;
e16b41bf 572 pr_warn("%s: Core OFF disabled due to errata i583\n",
cc1b6028
EV		 573 __func__);
574 } else {
575 pwrst->next_state = state;
576 }
577 omap_set_pwrdm_state(pwrst->pwrdm, pwrst->next_state);
c40552bc
KH		 578 }
579}
580
68d4778c
TK		 581int omap3_pm_get_suspend_state(struct powerdomain *pwrdm)
582{
583 struct power_state *pwrst;
584
585 list_for_each_entry(pwrst, &pwrst_list, node) {
586 if (pwrst->pwrdm == pwrdm)
587 return pwrst->next_state;
588 }
589 return -EINVAL;
590}
591
592int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state)
593{
594 struct power_state *pwrst;
595
596 list_for_each_entry(pwrst, &pwrst_list, node) {
597 if (pwrst->pwrdm == pwrdm) {
598 pwrst->next_state = state;
599 return 0;
600 }
601 }
602 return -EINVAL;
603}
604
a23456e9 605static int __init pwrdms_setup(struct powerdomain *pwrdm, void *unused)
8bd22949
KH		 606{
607 struct power_state *pwrst;
608
609 if (!pwrdm->pwrsts)
610 return 0;
611
d3d381c6 612 pwrst = kmalloc(sizeof(struct power_state), GFP_ATOMIC);
8bd22949
KH		 613 if (!pwrst)
614 return -ENOMEM;
615 pwrst->pwrdm = pwrdm;
616 pwrst->next_state = PWRDM_POWER_RET;
617 list_add(&pwrst->node, &pwrst_list);
618
619 if (pwrdm_has_hdwr_sar(pwrdm))
620 pwrdm_enable_hdwr_sar(pwrdm);
621
eb6a2c75 622 return omap_set_pwrdm_state(pwrst->pwrdm, pwrst->next_state);
8bd22949
KH		 623}
624
46e130d2
JP		 625/*
626 * Push functions to SRAM
627 *
628 * The minimum set of functions is pushed to SRAM for execution:
629 * - omap3_do_wfi for erratum i581 WA,
630 * - save_secure_ram_context for security extensions.
631 */
3231fc88
RN		 632void omap_push_sram_idle(void)
633{
46e130d2
JP		 634 omap3_do_wfi_sram = omap_sram_push(omap3_do_wfi, omap3_do_wfi_sz);
635
27d59a4a
TK		 636 if (omap_type() != OMAP2_DEVICE_TYPE_GP)
637 _omap_save_secure_sram = omap_sram_push(save_secure_ram_context,
638 save_secure_ram_context_sz);
3231fc88
RN		 639}
640
8cdfd834
NM		 641static void __init pm_errata_configure(void)
642{
c4236d2e 643 if (cpu_is_omap3630()) {
458e999e 644 pm34xx_errata |= PM_RTA_ERRATUM_i608;
c4236d2e
PDS		 645 /* Enable the l2 cache toggling in sleep logic */
646 enable_omap3630_toggle_l2_on_restore();
cc1b6028 647 if (omap_rev() < OMAP3630_REV_ES1_2)
856c3c5b
PW		 648 pm34xx_errata |= (PM_SDRC_WAKEUP_ERRATUM_i583 |
649 PM_PER_MEMORIES_ERRATUM_i582);
650 } else if (cpu_is_omap34xx()) {
651 pm34xx_errata |= PM_PER_MEMORIES_ERRATUM_i582;
c4236d2e 652 }
8cdfd834
NM		 653}
654
bbd707ac 655int __init omap3_pm_init(void)
8bd22949
KH		 656{
657 struct power_state *pwrst, *tmp;
856c3c5b 658 struct clockdomain *neon_clkdm, *mpu_clkdm, *per_clkdm, *wkup_clkdm;
8bd22949
KH		 659 int ret;
660
b02b9172
PW		 661 if (!omap3_has_io_chain_ctrl())
662 pr_warning("PM: no software I/O chain control; some wakeups may be lost\n");
663
8cdfd834
NM		 664 pm_errata_configure();
665
8bd22949
KH		 666 /* XXX prcm_setup_regs needs to be before enabling hw
667 * supervised mode for powerdomains */
668 prcm_setup_regs();
669
22f51371
TK		 670 ret = request_irq(omap_prcm_event_to_irq("wkup"),
671 _prcm_int_handle_wakeup, IRQF_NO_SUSPEND, "pm_wkup", NULL);
672
673 if (ret) {
674 pr_err("pm: Failed to request pm_wkup irq\n");
675 goto err1;
676 }
677
678 /* IO interrupt is shared with mux code */
679 ret = request_irq(omap_prcm_event_to_irq("io"),
680 _prcm_int_handle_io, IRQF_SHARED | IRQF_NO_SUSPEND, "pm_io",
681 omap3_pm_init);
99b59df0 682 enable_irq(omap_prcm_event_to_irq("io"));
22f51371 683
8bd22949 684 if (ret) {
22f51371 685 pr_err("pm: Failed to request pm_io irq\n");
ce229c5d 686 goto err2;
8bd22949
KH		 687 }
688
a23456e9 689 ret = pwrdm_for_each(pwrdms_setup, NULL);
8bd22949 690 if (ret) {
98179856 691 pr_err("Failed to setup powerdomains\n");
ce229c5d 692 goto err3;
8bd22949
KH		 693 }
694
92206fd2 695 (void) clkdm_for_each(omap_pm_clkdms_setup, NULL);
8bd22949
KH		 696
697 mpu_pwrdm = pwrdm_lookup("mpu_pwrdm");
698 if (mpu_pwrdm == NULL) {
98179856 699 pr_err("Failed to get mpu_pwrdm\n");
ce229c5d
MG		 700 ret = -EINVAL;
701 goto err3;
8bd22949
KH		 702 }
703
fa3c2a4f
RN		 704 neon_pwrdm = pwrdm_lookup("neon_pwrdm");
705 per_pwrdm = pwrdm_lookup("per_pwrdm");
706 core_pwrdm = pwrdm_lookup("core_pwrdm");
707
55ed9694
PW		 708 neon_clkdm = clkdm_lookup("neon_clkdm");
709 mpu_clkdm = clkdm_lookup("mpu_clkdm");
856c3c5b
PW		 710 per_clkdm = clkdm_lookup("per_clkdm");
711 wkup_clkdm = clkdm_lookup("wkup_clkdm");
55ed9694 712
2e4b62dc 713 omap_common_suspend_init(omap3_pm_suspend);
8bd22949 714
0bcd24b0 715 arm_pm_idle = omap3_pm_idle;
0343371e 716 omap3_idle_init();
8bd22949 717
458e999e
NM		 718 /*
719 * RTA is disabled during initialization as per erratum i608
720 * it is safer to disable RTA by the bootloader, but we would like
721 * to be doubly sure here and prevent any mishaps.
722 */
723 if (IS_PM34XX_ERRATUM(PM_RTA_ERRATUM_i608))
724 omap3630_ctrl_disable_rta();
725
856c3c5b
PW		 726 /*
727 * The UART3/4 FIFO and the sidetone memory in McBSP2/3 are
728 * not correctly reset when the PER powerdomain comes back
729 * from OFF or OSWR when the CORE powerdomain is kept active.
730 * See OMAP36xx Erratum i582 "PER Domain reset issue after
731 * Domain-OFF/OSWR Wakeup". This wakeup dependency is not a
732 * complete workaround. The kernel must also prevent the PER
733 * powerdomain from going to OSWR/OFF while the CORE
734 * powerdomain is not going to OSWR/OFF. And if PER last
735 * power state was off while CORE last power state was ON, the
736 * UART3/4 and McBSP2/3 SIDETONE devices need to run a
737 * self-test using their loopback tests; if that fails, those
738 * devices are unusable until the PER/CORE can complete a transition
739 * from ON to OSWR/OFF and then back to ON.
740 *
741 * XXX Technically this workaround is only needed if off-mode
742 * or OSWR is enabled.
743 */
744 if (IS_PM34XX_ERRATUM(PM_PER_MEMORIES_ERRATUM_i582))
745 clkdm_add_wkdep(per_clkdm, wkup_clkdm);
746
55ed9694 747 clkdm_add_wkdep(neon_clkdm, mpu_clkdm);
27d59a4a
TK		 748 if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
749 omap3_secure_ram_storage =
750 kmalloc(0x803F, GFP_KERNEL);
751 if (!omap3_secure_ram_storage)
7852ec05 752 pr_err("Memory allocation failed when allocating for secure sram context\n");
9d97140b
TK		 753
754 local_irq_disable();
9d97140b
TK		 755
756 omap_dma_global_context_save();
617fcc98 757 omap3_save_secure_ram_context();
9d97140b
TK		 758 omap_dma_global_context_restore();
759
760 local_irq_enable();
27d59a4a 761 }
27d59a4a 762
9d97140b 763 omap3_save_scratchpad_contents();
8bd22949 764 return ret;
ce229c5d
MG		 765
766err3:
8bd22949
KH		 767 list_for_each_entry_safe(pwrst, tmp, &pwrst_list, node) {
768 list_del(&pwrst->node);
769 kfree(pwrst);
770 }
ce229c5d
MG		 771 free_irq(omap_prcm_event_to_irq("io"), omap3_pm_init);
772err2:
773 free_irq(omap_prcm_event_to_irq("wkup"), NULL);
774err1:
8bd22949
KH		 775 return ret;
776}
Linux kernel - Deliverables
This page took 0.328421 seconds and 5 git commands to generate.