ARM: OMAP2+: UART: Allow UART parameters to be configured from board file.
[deliverable/linux.git] / arch / arm / mach-omap2 / serial.c
CommitLineData
1dbae815 1/*
f30c2269 2 * arch/arm/mach-omap2/serial.c
1dbae815
TL
3 *
4 * OMAP2 serial support.
5 *
6e81176d 6 * Copyright (C) 2005-2008 Nokia Corporation
1dbae815
TL
7 * Author: Paul Mundt <paul.mundt@nokia.com>
8 *
4af4016c
KH
9 * Major rework for PM support by Kevin Hilman
10 *
1dbae815
TL
11 * Based off of arch/arm/mach-omap/omap1/serial.c
12 *
44169075
SS
13 * Copyright (C) 2009 Texas Instruments
14 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com
15 *
1dbae815
TL
16 * This file is subject to the terms and conditions of the GNU General Public
17 * License. See the file "COPYING" in the main directory of this archive
18 * for more details.
19 */
20#include <linux/kernel.h>
21#include <linux/init.h>
f8ce2547 22#include <linux/clk.h>
fced80c7 23#include <linux/io.h>
e03d37d8 24#include <linux/delay.h>
6f251e9d
KH
25#include <linux/platform_device.h>
26#include <linux/slab.h>
3244fcd2 27#include <linux/pm_runtime.h>
0d8e2d0d 28#include <linux/console.h>
6f251e9d 29
6f251e9d 30#include <plat/omap-serial.h>
4e65331c 31#include "common.h"
ce491cf8 32#include <plat/board.h>
6f251e9d
KH
33#include <plat/dma.h>
34#include <plat/omap_hwmod.h>
35#include <plat/omap_device.h>
ec3bebc6 36#include <plat/omap-pm.h>
4af4016c 37
59fb659b 38#include "prm2xxx_3xxx.h"
4af4016c 39#include "pm.h"
59fb659b 40#include "cm2xxx_3xxx.h"
4af4016c 41#include "prm-regbits-34xx.h"
4814ced5 42#include "control.h"
40e44399 43#include "mux.h"
4af4016c 44
301fe8ee 45/*
c86845db
D
46 * NOTE: By default the serial auto_suspend timeout is disabled as it causes
47 * lost characters over the serial ports. This means that the UART clocks will
48 * stay on until power/autosuspend_delay is set for the uart from sysfs.
49 * This also causes that any deeper omap sleep states are blocked.
301fe8ee 50 */
c86845db 51#define DEFAULT_AUTOSUSPEND_DELAY -1
4af4016c 52
6f251e9d
KH
53#define MAX_UART_HWMOD_NAME_LEN 16
54
4af4016c
KH
55struct omap_uart_state {
56 int num;
57 int can_sleep;
4af4016c 58
4af4016c 59 struct list_head node;
6f251e9d
KH
60 struct omap_hwmod *oh;
61 struct platform_device *pdev;
4af4016c
KH
62};
63
4af4016c 64static LIST_HEAD(uart_list);
6f251e9d 65static u8 num_uarts;
1dbae815 66
c86845db
D
67#define DEFAULT_RXDMA_TIMEOUT 1 /* RX DMA polling rate (us) */
68#define DEFAULT_RXDMA_BUFSIZE 4096 /* RX DMA buffer size */
69
70static struct omap_uart_port_info omap_serial_default_info[] __initdata = {
71 {
72 .dma_enabled = false,
73 .dma_rx_buf_size = DEFAULT_RXDMA_BUFSIZE,
74 .dma_rx_timeout = DEFAULT_RXDMA_TIMEOUT,
75 .autosuspend_timeout = DEFAULT_AUTOSUSPEND_DELAY,
76 },
77};
78
4af4016c
KH
79#ifdef CONFIG_PM
80
4af4016c
KH
81int omap_uart_can_sleep(void)
82{
83 struct omap_uart_state *uart;
84 int can_sleep = 1;
85
86 list_for_each_entry(uart, &uart_list, node) {
87 if (!uart->clocked)
88 continue;
89
90 if (!uart->can_sleep) {
91 can_sleep = 0;
92 continue;
6e81176d 93 }
4af4016c
KH
94
95 /* This UART can now safely sleep. */
96 omap_uart_allow_sleep(uart);
6e81176d 97 }
4af4016c
KH
98
99 return can_sleep;
6e81176d
JH
100}
101
62f3ec5f 102static void omap_uart_enable_wakeup(struct platform_device *pdev, bool enable)
4af4016c 103{
62f3ec5f 104 struct omap_device *od = to_omap_device(pdev);
4af4016c 105
62f3ec5f
G
106 if (!od)
107 return;
4af4016c 108
62f3ec5f
G
109 if (enable)
110 omap_hwmod_enable_wakeup(od->hwmods[0]);
111 else
112 omap_hwmod_disable_wakeup(od->hwmods[0]);
ba87a9be
JH
113}
114
94734749
G
115/*
116 * Errata i291: [UART]:Cannot Acknowledge Idle Requests
117 * in Smartidle Mode When Configured for DMA Operations.
118 * WA: configure uart in force idle mode.
119 */
120static void omap_uart_set_noidle(struct platform_device *pdev)
121{
122 struct omap_device *od = to_omap_device(pdev);
123
124 omap_hwmod_set_slave_idlemode(od->hwmods[0], HWMOD_IDLEMODE_NO);
125}
126
127static void omap_uart_set_forceidle(struct platform_device *pdev)
128{
129 struct omap_device *od = to_omap_device(pdev);
130
131 omap_hwmod_set_slave_idlemode(od->hwmods[0], HWMOD_IDLEMODE_FORCE);
132}
133
4af4016c 134#else
62f3ec5f
G
135static void omap_uart_enable_wakeup(struct platform_device *pdev, bool enable)
136{}
94734749
G
137static void omap_uart_set_noidle(struct platform_device *pdev) {}
138static void omap_uart_set_forceidle(struct platform_device *pdev) {}
4af4016c
KH
139#endif /* CONFIG_PM */
140
7496ba30
G
141#ifdef CONFIG_OMAP_MUX
142static struct omap_device_pad default_uart1_pads[] __initdata = {
143 {
144 .name = "uart1_cts.uart1_cts",
145 .enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
146 },
147 {
148 .name = "uart1_rts.uart1_rts",
149 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
150 },
151 {
152 .name = "uart1_tx.uart1_tx",
153 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
154 },
155 {
156 .name = "uart1_rx.uart1_rx",
157 .flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
158 .enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
159 .idle = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
160 },
161};
162
163static struct omap_device_pad default_uart2_pads[] __initdata = {
164 {
165 .name = "uart2_cts.uart2_cts",
166 .enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
167 },
168 {
169 .name = "uart2_rts.uart2_rts",
170 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
171 },
172 {
173 .name = "uart2_tx.uart2_tx",
174 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
175 },
176 {
177 .name = "uart2_rx.uart2_rx",
178 .flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
179 .enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
180 .idle = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
181 },
182};
183
184static struct omap_device_pad default_uart3_pads[] __initdata = {
185 {
186 .name = "uart3_cts_rctx.uart3_cts_rctx",
187 .enable = OMAP_PIN_INPUT_PULLUP | OMAP_MUX_MODE0,
188 },
189 {
190 .name = "uart3_rts_sd.uart3_rts_sd",
191 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
192 },
193 {
194 .name = "uart3_tx_irtx.uart3_tx_irtx",
195 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
196 },
197 {
198 .name = "uart3_rx_irrx.uart3_rx_irrx",
199 .flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
200 .enable = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
201 .idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
202 },
203};
204
205static struct omap_device_pad default_omap36xx_uart4_pads[] __initdata = {
206 {
207 .name = "gpmc_wait2.uart4_tx",
208 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
209 },
210 {
211 .name = "gpmc_wait3.uart4_rx",
212 .flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
213 .enable = OMAP_PIN_INPUT | OMAP_MUX_MODE2,
214 .idle = OMAP_PIN_INPUT | OMAP_MUX_MODE2,
215 },
216};
217
218static struct omap_device_pad default_omap4_uart4_pads[] __initdata = {
219 {
220 .name = "uart4_tx.uart4_tx",
221 .enable = OMAP_PIN_OUTPUT | OMAP_MUX_MODE0,
222 },
223 {
224 .name = "uart4_rx.uart4_rx",
225 .flags = OMAP_DEVICE_PAD_REMUX | OMAP_DEVICE_PAD_WAKEUP,
226 .enable = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
227 .idle = OMAP_PIN_INPUT | OMAP_MUX_MODE0,
228 },
229};
230
231static void omap_serial_fill_default_pads(struct omap_board_data *bdata)
232{
233 switch (bdata->id) {
234 case 0:
235 bdata->pads = default_uart1_pads;
236 bdata->pads_cnt = ARRAY_SIZE(default_uart1_pads);
237 break;
238 case 1:
239 bdata->pads = default_uart2_pads;
240 bdata->pads_cnt = ARRAY_SIZE(default_uart2_pads);
241 break;
242 case 2:
243 bdata->pads = default_uart3_pads;
244 bdata->pads_cnt = ARRAY_SIZE(default_uart3_pads);
245 break;
246 case 3:
247 if (cpu_is_omap44xx()) {
248 bdata->pads = default_omap4_uart4_pads;
249 bdata->pads_cnt =
250 ARRAY_SIZE(default_omap4_uart4_pads);
251 } else if (cpu_is_omap3630()) {
252 bdata->pads = default_omap36xx_uart4_pads;
253 bdata->pads_cnt =
254 ARRAY_SIZE(default_omap36xx_uart4_pads);
255 }
256 break;
257 default:
258 break;
259 }
260}
261#else
262static void omap_serial_fill_default_pads(struct omap_board_data *bdata) {}
263#endif
264
3e16f925 265static int __init omap_serial_early_init(void)
1dbae815 266{
6f251e9d 267 int i = 0;
1dbae815 268
6f251e9d
KH
269 do {
270 char oh_name[MAX_UART_HWMOD_NAME_LEN];
271 struct omap_hwmod *oh;
272 struct omap_uart_state *uart;
21b90340 273
6f251e9d
KH
274 snprintf(oh_name, MAX_UART_HWMOD_NAME_LEN,
275 "uart%d", i + 1);
276 oh = omap_hwmod_lookup(oh_name);
277 if (!oh)
278 break;
279
280 uart = kzalloc(sizeof(struct omap_uart_state), GFP_KERNEL);
281 if (WARN_ON(!uart))
3e16f925 282 return -ENODEV;
1dbae815 283
6f251e9d
KH
284 uart->oh = oh;
285 uart->num = i++;
286 list_add_tail(&uart->node, &uart_list);
287 num_uarts++;
1dbae815 288
84f90c9c 289 /*
550c8092 290 * NOTE: omap_hwmod_setup*() has not yet been called,
6f251e9d 291 * so no hwmod functions will work yet.
84f90c9c 292 */
6e81176d 293
6f251e9d
KH
294 /*
295 * During UART early init, device need to be probed
296 * to determine SoC specific init before omap_device
297 * is ready. Therefore, don't allow idle here
298 */
299 uart->oh->flags |= HWMOD_INIT_NO_IDLE | HWMOD_INIT_NO_RESET;
300 } while (1);
3e16f925
TL
301
302 return 0;
b3c6df3a 303}
3e16f925 304core_initcall(omap_serial_early_init);
b3c6df3a 305
f62349ee
MW
306/**
307 * omap_serial_init_port() - initialize single serial port
40e44399 308 * @bdata: port specific board data pointer
c86845db 309 * @info: platform specific data pointer
f62349ee 310 *
40e44399 311 * This function initialies serial driver for given port only.
f62349ee
MW
312 * Platforms can call this function instead of omap_serial_init()
313 * if they don't plan to use all available UARTs as serial ports.
314 *
315 * Don't mix calls to omap_serial_init_port() and omap_serial_init(),
316 * use only one of the two.
317 */
c86845db
D
318void __init omap_serial_init_port(struct omap_board_data *bdata,
319 struct omap_uart_port_info *info)
b3c6df3a 320{
f62349ee 321 struct omap_uart_state *uart;
6f251e9d 322 struct omap_hwmod *oh;
3528c58e 323 struct platform_device *pdev;
6f251e9d
KH
324 void *pdata = NULL;
325 u32 pdata_size = 0;
326 char *name;
6f251e9d 327 struct omap_uart_port_info omap_up;
970a724d 328
40e44399 329 if (WARN_ON(!bdata))
6f251e9d 330 return;
40e44399
TL
331 if (WARN_ON(bdata->id < 0))
332 return;
333 if (WARN_ON(bdata->id >= num_uarts))
e88d556d 334 return;
f62349ee 335
6f251e9d 336 list_for_each_entry(uart, &uart_list, node)
40e44399 337 if (bdata->id == uart->num)
6f251e9d 338 break;
c86845db
D
339 if (!info)
340 info = omap_serial_default_info;
f2eeeae0 341
6f251e9d 342 oh = uart->oh;
6f251e9d
KH
343 name = DRIVER_NAME;
344
c86845db 345 omap_up.dma_enabled = info->dma_enabled;
6f251e9d 346 omap_up.uartclk = OMAP24XX_BASE_BAUD * 16;
273558b3 347 omap_up.flags = UPF_BOOT_AUTOCONF;
ec3bebc6 348 omap_up.get_context_loss_count = omap_pm_get_dev_context_loss_count;
94734749
G
349 omap_up.set_forceidle = omap_uart_set_forceidle;
350 omap_up.set_noidle = omap_uart_set_noidle;
62f3ec5f 351 omap_up.enable_wakeup = omap_uart_enable_wakeup;
c86845db
D
352 omap_up.dma_rx_buf_size = info->dma_rx_buf_size;
353 omap_up.dma_rx_timeout = info->dma_rx_timeout;
354 omap_up.autosuspend_timeout = info->autosuspend_timeout;
94734749
G
355
356 /* Enable the MDR1 Errata i202 for OMAP2430/3xxx/44xx */
357 if (!cpu_is_omap2420() && !cpu_is_ti816x())
358 omap_up.errata |= UART_ERRATA_i202_MDR1_ACCESS;
359
360 /* Enable DMA Mode Force Idle Errata i291 for omap34xx/3630 */
361 if (cpu_is_omap34xx() || cpu_is_omap3630())
362 omap_up.errata |= UART_ERRATA_i291_DMA_FORCEIDLE;
6f251e9d
KH
363
364 pdata = &omap_up;
365 pdata_size = sizeof(struct omap_uart_port_info);
6f251e9d
KH
366
367 if (WARN_ON(!oh))
368 return;
369
3528c58e 370 pdev = omap_device_build(name, uart->num, oh, pdata, pdata_size,
f718e2c0 371 NULL, 0, false);
3528c58e 372 WARN(IS_ERR(pdev), "Could not build omap_device for %s: %s.\n",
6f251e9d
KH
373 name, oh->name);
374
9f8b6949 375 omap_device_disable_idle_on_suspend(pdev);
40e44399
TL
376 oh->mux = omap_hwmod_mux_init(bdata->pads, bdata->pads_cnt);
377
3528c58e 378 uart->pdev = pdev;
6f251e9d
KH
379
380 oh->dev_attr = uart;
381
ac751efa 382 console_lock(); /* in case the earlycon is on the UART */
0d8e2d0d 383
6f251e9d
KH
384 /*
385 * Because of early UART probing, UART did not get idled
386 * on init. Now that omap_device is ready, ensure full idle
387 * before doing omap_device_enable().
388 */
389 omap_hwmod_idle(uart->oh);
390
391 omap_device_enable(uart->pdev);
6f251e9d
KH
392 omap_device_idle(uart->pdev);
393
ac751efa 394 console_unlock();
0d8e2d0d 395
62f3ec5f 396 if ((cpu_is_omap34xx() || cpu_is_omap44xx()) && bdata->pads)
3528c58e 397 device_init_wakeup(&pdev->dev, true);
f62349ee
MW
398}
399
400/**
c86845db
D
401 * omap_serial_board_init() - initialize all supported serial ports
402 * @info: platform specific data pointer
f62349ee
MW
403 *
404 * Initializes all available UARTs as serial ports. Platforms
405 * can call this function when they want to have default behaviour
406 * for serial ports (e.g initialize them all as serial ports).
407 */
c86845db 408void __init omap_serial_board_init(struct omap_uart_port_info *info)
f62349ee 409{
6f251e9d 410 struct omap_uart_state *uart;
40e44399 411 struct omap_board_data bdata;
f62349ee 412
40e44399
TL
413 list_for_each_entry(uart, &uart_list, node) {
414 bdata.id = uart->num;
415 bdata.flags = 0;
416 bdata.pads = NULL;
417 bdata.pads_cnt = 0;
7496ba30
G
418
419 if (cpu_is_omap44xx() || cpu_is_omap34xx())
420 omap_serial_fill_default_pads(&bdata);
421
c86845db
D
422 if (!info)
423 omap_serial_init_port(&bdata, NULL);
424 else
425 omap_serial_init_port(&bdata, &info[uart->num]);
40e44399 426 }
1dbae815 427}
c86845db
D
428
429/**
430 * omap_serial_init() - initialize all supported serial ports
431 *
432 * Initializes all available UARTs.
433 * Platforms can call this function when they want to have default behaviour
434 * for serial ports (e.g initialize them all as serial ports).
435 */
436void __init omap_serial_init(void)
437{
438 omap_serial_board_init(NULL);
439}
This page took 0.559237 seconds and 5 git commands to generate.