Commit | Line | Data |
---|---|---|
c0718df4 PW |
1 | /* |
2 | * OMAP3 Voltage Processor (VP) data | |
3 | * | |
4 | * Copyright (C) 2007, 2010 Texas Instruments, Inc. | |
5 | * Rajendra Nayak <rnayak@ti.com> | |
6 | * Lesly A M <x0080970@ti.com> | |
7 | * Thara Gopinath <thara@ti.com> | |
8 | * | |
9 | * Copyright (C) 2008, 2011 Nokia Corporation | |
10 | * Kalle Jokiniemi | |
11 | * Paul Walmsley | |
12 | * | |
13 | * This program is free software; you can redistribute it and/or modify | |
14 | * it under the terms of the GNU General Public License version 2 as | |
15 | * published by the Free Software Foundation. | |
16 | */ | |
17 | ||
18 | #include <linux/io.h> | |
19 | #include <linux/err.h> | |
20 | #include <linux/init.h> | |
21 | ||
4e65331c | 22 | #include "common.h" |
c0718df4 PW |
23 | |
24 | #include "prm-regbits-34xx.h" | |
25 | #include "voltage.h" | |
26 | ||
27 | #include "vp.h" | |
58aaa599 KH |
28 | #include "prm2xxx_3xxx.h" |
29 | ||
30 | static const struct omap_vp_ops omap3_vp_ops = { | |
e9f1ddcd TK |
31 | .check_txdone = omap_prm_vp_check_txdone, |
32 | .clear_txdone = omap_prm_vp_clear_txdone, | |
58aaa599 | 33 | }; |
c0718df4 PW |
34 | |
35 | /* | |
36 | * VP data common to 34xx/36xx chips | |
37 | * XXX This stuff presumably belongs in the vp3xxx.c or vp.c file. | |
38 | */ | |
b7ea803e | 39 | static const struct omap_vp_common omap3_vp_common = { |
0ec3041e | 40 | .vpconfig_erroroffset_mask = OMAP3430_ERROROFFSET_MASK, |
c0718df4 | 41 | .vpconfig_errorgain_mask = OMAP3430_ERRORGAIN_MASK, |
c0718df4 PW |
42 | .vpconfig_initvoltage_mask = OMAP3430_INITVOLTAGE_MASK, |
43 | .vpconfig_timeouten = OMAP3430_TIMEOUTEN_MASK, | |
44 | .vpconfig_initvdd = OMAP3430_INITVDD_MASK, | |
45 | .vpconfig_forceupdate = OMAP3430_FORCEUPDATE_MASK, | |
46 | .vpconfig_vpenable = OMAP3430_VPENABLE_MASK, | |
47 | .vstepmin_smpswaittimemin_shift = OMAP3430_SMPSWAITTIMEMIN_SHIFT, | |
48 | .vstepmax_smpswaittimemax_shift = OMAP3430_SMPSWAITTIMEMAX_SHIFT, | |
49 | .vstepmin_stepmin_shift = OMAP3430_VSTEPMIN_SHIFT, | |
50 | .vstepmax_stepmax_shift = OMAP3430_VSTEPMAX_SHIFT, | |
51 | .vlimitto_vddmin_shift = OMAP3430_VDDMIN_SHIFT, | |
52 | .vlimitto_vddmax_shift = OMAP3430_VDDMAX_SHIFT, | |
53 | .vlimitto_timeout_shift = OMAP3430_TIMEOUT_SHIFT, | |
bea30ed6 TP |
54 | .vpvoltage_mask = OMAP3430_VPVOLTAGE_MASK, |
55 | ||
58aaa599 | 56 | .ops = &omap3_vp_ops, |
c0718df4 PW |
57 | }; |
58 | ||
b7ea803e | 59 | struct omap_vp_instance omap3_vp_mpu = { |
58aaa599 | 60 | .id = OMAP3_VP_VDD_MPU_ID, |
b7ea803e | 61 | .common = &omap3_vp_common, |
c0718df4 PW |
62 | .vpconfig = OMAP3_PRM_VP1_CONFIG_OFFSET, |
63 | .vstepmin = OMAP3_PRM_VP1_VSTEPMIN_OFFSET, | |
64 | .vstepmax = OMAP3_PRM_VP1_VSTEPMAX_OFFSET, | |
65 | .vlimitto = OMAP3_PRM_VP1_VLIMITTO_OFFSET, | |
66 | .vstatus = OMAP3_PRM_VP1_STATUS_OFFSET, | |
67 | .voltage = OMAP3_PRM_VP1_VOLTAGE_OFFSET, | |
c0718df4 PW |
68 | }; |
69 | ||
b7ea803e | 70 | struct omap_vp_instance omap3_vp_core = { |
58aaa599 | 71 | .id = OMAP3_VP_VDD_CORE_ID, |
b7ea803e | 72 | .common = &omap3_vp_common, |
c0718df4 PW |
73 | .vpconfig = OMAP3_PRM_VP2_CONFIG_OFFSET, |
74 | .vstepmin = OMAP3_PRM_VP2_VSTEPMIN_OFFSET, | |
75 | .vstepmax = OMAP3_PRM_VP2_VSTEPMAX_OFFSET, | |
76 | .vlimitto = OMAP3_PRM_VP2_VLIMITTO_OFFSET, | |
77 | .vstatus = OMAP3_PRM_VP2_STATUS_OFFSET, | |
78 | .voltage = OMAP3_PRM_VP2_VOLTAGE_OFFSET, | |
c0718df4 | 79 | }; |
8b5d8c0d TK |
80 | |
81 | struct omap_vp_param omap3_mpu_vp_data = { | |
82 | .vddmin = OMAP3430_VP1_VLIMITTO_VDDMIN, | |
83 | .vddmax = OMAP3430_VP1_VLIMITTO_VDDMAX, | |
84 | }; | |
85 | ||
86 | struct omap_vp_param omap3_core_vp_data = { | |
87 | .vddmin = OMAP3430_VP2_VLIMITTO_VDDMIN, | |
88 | .vddmax = OMAP3430_VP2_VLIMITTO_VDDMAX, | |
89 | }; |