Fix serial broken-ness on PXA250
[deliverable/linux.git] / arch / arm / mach-pxa / corgi_ssp.c
CommitLineData
1da177e4
LT
1/*
2 * SSP control code for Sharp Corgi devices
3 *
50a5de44 4 * Copyright (c) 2004-2005 Richard Purdie
1da177e4
LT
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 */
11
12#include <linux/module.h>
13#include <linux/init.h>
14#include <linux/kernel.h>
15#include <linux/sched.h>
16#include <linux/slab.h>
17#include <linux/delay.h>
d052d1be 18#include <linux/platform_device.h>
1da177e4 19#include <asm/hardware.h>
50a5de44 20#include <asm/mach-types.h>
1da177e4
LT
21
22#include <asm/arch/ssp.h>
1da177e4 23#include <asm/arch/pxa-regs.h>
a683b14d 24#include <asm/arch/pxa2xx-gpio.h>
0aea1fd5 25#include <asm/arch/regs-ssp.h>
50a5de44 26#include "sharpsl.h"
1da177e4 27
a9f6a0dd 28static DEFINE_SPINLOCK(corgi_ssp_lock);
1da177e4
LT
29static struct ssp_dev corgi_ssp_dev;
30static struct ssp_state corgi_ssp_state;
50a5de44 31static struct corgissp_machinfo *ssp_machinfo;
1da177e4
LT
32
33/*
34 * There are three devices connected to the SSP interface:
35 * 1. A touchscreen controller (TI ADS7846 compatible)
87b9bcd5 36 * 2. An LCD controller (with some Backlight functionality)
6cbdc8c5 37 * 3. A battery monitoring IC (Maxim MAX1111)
1da177e4
LT
38 *
39 * Each device uses a different speed/mode of communication.
40 *
41 * The touchscreen is very sensitive and the most frequently used
42 * so the port is left configured for this.
43 *
44 * Devices are selected using Chip Selects on GPIOs.
45 */
46
47/*
48 * ADS7846 Routines
49 */
50unsigned long corgi_ssp_ads7846_putget(ulong data)
51{
8f1bf874
PS
52 unsigned long flag;
53 u32 ret = 0;
1da177e4
LT
54
55 spin_lock_irqsave(&corgi_ssp_lock, flag);
faed5684
RP
56 if (ssp_machinfo->cs_ads7846 >= 0)
57 GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
1da177e4
LT
58
59 ssp_write_word(&corgi_ssp_dev,data);
8f1bf874 60 ssp_read_word(&corgi_ssp_dev, &ret);
1da177e4 61
faed5684
RP
62 if (ssp_machinfo->cs_ads7846 >= 0)
63 GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
1da177e4
LT
64 spin_unlock_irqrestore(&corgi_ssp_lock, flag);
65
66 return ret;
67}
68
69/*
70 * NOTE: These functions should always be called in interrupt context
71 * and use the _lock and _unlock functions. They are very time sensitive.
72 */
73void corgi_ssp_ads7846_lock(void)
74{
75 spin_lock(&corgi_ssp_lock);
faed5684
RP
76 if (ssp_machinfo->cs_ads7846 >= 0)
77 GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
1da177e4
LT
78}
79
80void corgi_ssp_ads7846_unlock(void)
81{
faed5684
RP
82 if (ssp_machinfo->cs_ads7846 >= 0)
83 GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
1da177e4
LT
84 spin_unlock(&corgi_ssp_lock);
85}
86
87void corgi_ssp_ads7846_put(ulong data)
88{
89 ssp_write_word(&corgi_ssp_dev,data);
90}
91
92unsigned long corgi_ssp_ads7846_get(void)
93{
8f1bf874
PS
94 u32 ret = 0;
95 ssp_read_word(&corgi_ssp_dev, &ret);
96 return ret;
1da177e4
LT
97}
98
99EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
100EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
101EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
102EXPORT_SYMBOL(corgi_ssp_ads7846_put);
103EXPORT_SYMBOL(corgi_ssp_ads7846_get);
104
105
106/*
107 * LCD/Backlight Routines
108 */
109unsigned long corgi_ssp_dac_put(ulong data)
110{
50a5de44 111 unsigned long flag, sscr1 = SSCR1_SPH;
8f1bf874 112 u32 tmp;
1da177e4
LT
113
114 spin_lock_irqsave(&corgi_ssp_lock, flag);
50a5de44
RP
115
116 if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
117 sscr1 = 0;
1da177e4
LT
118
119 ssp_disable(&corgi_ssp_dev);
50a5de44 120 ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
1da177e4
LT
121 ssp_enable(&corgi_ssp_dev);
122
faed5684
RP
123 if (ssp_machinfo->cs_lcdcon >= 0)
124 GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
1da177e4
LT
125 ssp_write_word(&corgi_ssp_dev,data);
126 /* Read null data back from device to prevent SSP overflow */
8f1bf874 127 ssp_read_word(&corgi_ssp_dev, &tmp);
faed5684
RP
128 if (ssp_machinfo->cs_lcdcon >= 0)
129 GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
1da177e4
LT
130
131 ssp_disable(&corgi_ssp_dev);
50a5de44 132 ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
1da177e4 133 ssp_enable(&corgi_ssp_dev);
50a5de44 134
1da177e4
LT
135 spin_unlock_irqrestore(&corgi_ssp_lock, flag);
136
137 return 0;
138}
139
140void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
141{
142 corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
143}
144
145void corgi_ssp_blduty_set(int duty)
146{
147 corgi_ssp_lcdtg_send(0x02,duty);
148}
149
150EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
151EXPORT_SYMBOL(corgi_ssp_blduty_set);
152
153/*
154 * Max1111 Routines
155 */
156int corgi_ssp_max1111_get(ulong data)
157{
158 unsigned long flag;
8f1bf874 159 long voltage = 0, voltage1 = 0, voltage2 = 0;
1da177e4
LT
160
161 spin_lock_irqsave(&corgi_ssp_lock, flag);
faed5684
RP
162 if (ssp_machinfo->cs_max1111 >= 0)
163 GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
1da177e4 164 ssp_disable(&corgi_ssp_dev);
50a5de44 165 ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
1da177e4
LT
166 ssp_enable(&corgi_ssp_dev);
167
168 udelay(1);
169
170 /* TB1/RB1 */
171 ssp_write_word(&corgi_ssp_dev,data);
8f1bf874 172 ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1); /* null read */
1da177e4
LT
173
174 /* TB12/RB2 */
175 ssp_write_word(&corgi_ssp_dev,0);
8f1bf874 176 ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1);
1da177e4
LT
177
178 /* TB13/RB3*/
179 ssp_write_word(&corgi_ssp_dev,0);
8f1bf874 180 ssp_read_word(&corgi_ssp_dev, (u32*)&voltage2);
1da177e4
LT
181
182 ssp_disable(&corgi_ssp_dev);
50a5de44 183 ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
1da177e4 184 ssp_enable(&corgi_ssp_dev);
faed5684
RP
185 if (ssp_machinfo->cs_max1111 >= 0)
186 GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
1da177e4
LT
187 spin_unlock_irqrestore(&corgi_ssp_lock, flag);
188
189 if (voltage1 & 0xc0 || voltage2 & 0x3f)
190 voltage = -1;
191 else
192 voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
193
194 return voltage;
195}
196
197EXPORT_SYMBOL(corgi_ssp_max1111_get);
198
199/*
200 * Support Routines
201 */
50a5de44
RP
202
203void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
204{
205 ssp_machinfo = machinfo;
206}
207
3ae5eaec 208static int __init corgi_ssp_probe(struct platform_device *dev)
1da177e4
LT
209{
210 int ret;
211
212 /* Chip Select - Disable All */
faed5684
RP
213 if (ssp_machinfo->cs_lcdcon >= 0)
214 pxa_gpio_mode(ssp_machinfo->cs_lcdcon | GPIO_OUT | GPIO_DFLT_HIGH);
215 if (ssp_machinfo->cs_max1111 >= 0)
216 pxa_gpio_mode(ssp_machinfo->cs_max1111 | GPIO_OUT | GPIO_DFLT_HIGH);
217 if (ssp_machinfo->cs_ads7846 >= 0)
218 pxa_gpio_mode(ssp_machinfo->cs_ads7846 | GPIO_OUT | GPIO_DFLT_HIGH);
1da177e4 219
b216c018 220 ret = ssp_init(&corgi_ssp_dev, ssp_machinfo->port, 0);
1da177e4
LT
221
222 if (ret)
223 printk(KERN_ERR "Unable to register SSP handler!\n");
224 else {
225 ssp_disable(&corgi_ssp_dev);
50a5de44 226 ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
1da177e4
LT
227 ssp_enable(&corgi_ssp_dev);
228 }
229
230 return ret;
231}
232
3ae5eaec 233static int corgi_ssp_remove(struct platform_device *dev)
1da177e4
LT
234{
235 ssp_exit(&corgi_ssp_dev);
236 return 0;
237}
238
3ae5eaec 239static int corgi_ssp_suspend(struct platform_device *dev, pm_message_t state)
1da177e4 240{
9480e307
RK
241 ssp_flush(&corgi_ssp_dev);
242 ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
243
1da177e4
LT
244 return 0;
245}
246
3ae5eaec 247static int corgi_ssp_resume(struct platform_device *dev)
1da177e4 248{
faed5684
RP
249 if (ssp_machinfo->cs_lcdcon >= 0)
250 GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
251 if (ssp_machinfo->cs_max1111 >= 0)
252 GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
253 if (ssp_machinfo->cs_ads7846 >= 0)
254 GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
9480e307
RK
255 ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
256 ssp_enable(&corgi_ssp_dev);
257
1da177e4
LT
258 return 0;
259}
260
3ae5eaec 261static struct platform_driver corgissp_driver = {
1da177e4
LT
262 .probe = corgi_ssp_probe,
263 .remove = corgi_ssp_remove,
264 .suspend = corgi_ssp_suspend,
265 .resume = corgi_ssp_resume,
3ae5eaec
RK
266 .driver = {
267 .name = "corgi-ssp",
268 },
1da177e4
LT
269};
270
271int __init corgi_ssp_init(void)
272{
3ae5eaec 273 return platform_driver_register(&corgissp_driver);
1da177e4
LT
274}
275
276arch_initcall(corgi_ssp_init);
This page took 0.473665 seconds and 5 git commands to generate.