projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[ARM] pxa/magician: Enable bq24022 regulator for gpio_vbus and pda_power
[deliverable/linux.git] / arch / arm / mach-pxa / em-x270.c
CommitLineData
3d50527b 1/*
3c85bce6 2 * Support for CompuLab EM-X270 platform
3d50527b 3 *
3c85bce6 4 * Copyright (C) 2007, 2008 CompuLab, Ltd.
3d50527b
MR		 5 * Author: Mike Rapoport <mike@compulab.co.il>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11
12#include <linux/irq.h>
13#include <linux/platform_device.h>
7f14a787 14#include <linux/delay.h>
3d50527b
MR		 15
16#include <linux/dm9000.h>
17#include <linux/rtc-v3020.h>
3d50527b
MR		 18#include <linux/mtd/nand.h>
19#include <linux/mtd/partitions.h>
28c88046 20#include <linux/mtd/physmap.h>
3c85bce6
MR		 21#include <linux/input.h>
22#include <linux/gpio_keys.h>
23#include <linux/gpio.h>
28c88046
MR		 24#include <linux/mfd/da903x.h>
25#include <linux/regulator/machine.h>
26#include <linux/spi/spi.h>
27#include <linux/spi/tdo24m.h>
9f055c49
MR		 28#include <linux/power_supply.h>
29#include <linux/apm-emulation.h>
28c88046
MR		 30
31#include <media/soc_camera.h>
3d50527b
MR		 32
33#include <asm/mach-types.h>
3d50527b
MR		 34#include <asm/mach/arch.h>
35
51c62982 36#include <mach/pxa27x.h>
a09e64fb
RK		 37#include <mach/pxa27x-udc.h>
38#include <mach/audio.h>
39#include <mach/pxafb.h>
40#include <mach/ohci.h>
41#include <mach/mmc.h>
42#include <mach/pxa27x_keypad.h>
28c88046
MR		 43#include <mach/i2c.h>
44#include <mach/camera.h>
45#include <mach/pxa2xx_spi.h>
3d50527b
MR		 46
47#include "generic.h"
6432f46c 48#include "devices.h"
3d50527b 49
7f14a787 50/* EM-X270 specific GPIOs */
3c85bce6 51#define GPIO13_MMC_CD (13)
7f14a787
MR		 52#define GPIO95_MMC_WP (95)
53#define GPIO56_NAND_RB (56)
3c85bce6 54
7f14a787
MR		 55/* eXeda specific GPIOs */
56#define GPIO114_MMC_CD (114)
57#define GPIO20_NAND_RB (20)
58#define GPIO38_SD_PWEN (38)
3c85bce6 59
7f14a787
MR		 60/* common GPIOs */
61#define GPIO11_NAND_CS (11)
28c88046 62#define GPIO93_CAM_RESET (93)
7f14a787
MR		 63#define GPIO41_ETHIRQ (41)
64#define EM_X270_ETHIRQ IRQ_GPIO(GPIO41_ETHIRQ)
28c88046 65
4a697e83
MR		 66static int mmc_cd;
67static int nand_rb;
68static int dm9000_flags;
69
70static unsigned long common_pin_config[] = {
3c85bce6
MR		 71 /* AC'97 */
72 GPIO28_AC97_BITCLK,
73 GPIO29_AC97_SDATA_IN_0,
74 GPIO30_AC97_SDATA_OUT,
75 GPIO31_AC97_SYNC,
76 GPIO98_AC97_SYSCLK,
77 GPIO113_AC97_nRESET,
78
79 /* BTUART */
80 GPIO42_BTUART_RXD,
81 GPIO43_BTUART_TXD,
82 GPIO44_BTUART_CTS,
83 GPIO45_BTUART_RTS,
84
85 /* STUART */
86 GPIO46_STUART_RXD,
87 GPIO47_STUART_TXD,
88
89 /* MCI controller */
90 GPIO32_MMC_CLK,
91 GPIO112_MMC_CMD,
92 GPIO92_MMC_DAT_0,
93 GPIO109_MMC_DAT_1,
94 GPIO110_MMC_DAT_2,
95 GPIO111_MMC_DAT_3,
96
97 /* LCD */
98 GPIO58_LCD_LDD_0,
99 GPIO59_LCD_LDD_1,
100 GPIO60_LCD_LDD_2,
101 GPIO61_LCD_LDD_3,
102 GPIO62_LCD_LDD_4,
103 GPIO63_LCD_LDD_5,
104 GPIO64_LCD_LDD_6,
105 GPIO65_LCD_LDD_7,
106 GPIO66_LCD_LDD_8,
107 GPIO67_LCD_LDD_9,
108 GPIO68_LCD_LDD_10,
109 GPIO69_LCD_LDD_11,
110 GPIO70_LCD_LDD_12,
111 GPIO71_LCD_LDD_13,
112 GPIO72_LCD_LDD_14,
113 GPIO73_LCD_LDD_15,
114 GPIO74_LCD_FCLK,
115 GPIO75_LCD_LCLK,
116 GPIO76_LCD_PCLK,
117 GPIO77_LCD_BIAS,
118
119 /* QCI */
120 GPIO84_CIF_FV,
121 GPIO25_CIF_LV,
122 GPIO53_CIF_MCLK,
123 GPIO54_CIF_PCLK,
124 GPIO81_CIF_DD_0,
125 GPIO55_CIF_DD_1,
126 GPIO51_CIF_DD_2,
127 GPIO50_CIF_DD_3,
128 GPIO52_CIF_DD_4,
129 GPIO48_CIF_DD_5,
130 GPIO17_CIF_DD_6,
131 GPIO12_CIF_DD_7,
132
133 /* I2C */
134 GPIO117_I2C_SCL,
135 GPIO118_I2C_SDA,
136
137 /* Keypad */
138 GPIO100_KP_MKIN_0 | WAKEUP_ON_LEVEL_HIGH,
139 GPIO101_KP_MKIN_1 | WAKEUP_ON_LEVEL_HIGH,
140 GPIO102_KP_MKIN_2 | WAKEUP_ON_LEVEL_HIGH,
141 GPIO34_KP_MKIN_3 | WAKEUP_ON_LEVEL_HIGH,
142 GPIO39_KP_MKIN_4 | WAKEUP_ON_LEVEL_HIGH,
143 GPIO99_KP_MKIN_5 | WAKEUP_ON_LEVEL_HIGH,
144 GPIO91_KP_MKIN_6 | WAKEUP_ON_LEVEL_HIGH,
145 GPIO36_KP_MKIN_7 | WAKEUP_ON_LEVEL_HIGH,
146 GPIO103_KP_MKOUT_0,
147 GPIO104_KP_MKOUT_1,
148 GPIO105_KP_MKOUT_2,
149 GPIO106_KP_MKOUT_3,
150 GPIO107_KP_MKOUT_4,
151 GPIO108_KP_MKOUT_5,
152 GPIO96_KP_MKOUT_6,
153 GPIO22_KP_MKOUT_7,
154
155 /* SSP1 */
156 GPIO26_SSP1_RXD,
157 GPIO23_SSP1_SCLK,
158 GPIO24_SSP1_SFRM,
159 GPIO57_SSP1_TXD,
160
161 /* SSP2 */
162 GPIO19_SSP2_SCLK,
163 GPIO14_SSP2_SFRM,
164 GPIO89_SSP2_TXD,
165 GPIO88_SSP2_RXD,
166
167 /* SDRAM and local bus */
168 GPIO15_nCS_1,
169 GPIO78_nCS_2,
170 GPIO79_nCS_3,
171 GPIO80_nCS_4,
172 GPIO49_nPWE,
173 GPIO18_RDY,
174
175 /* GPIO */
6432f46c 176 GPIO1_GPIO | WAKEUP_ON_EDGE_BOTH, /* sleep/resume button */
3c85bce6
MR		 177
178 /* power controls */
179 GPIO20_GPIO | MFP_LPM_DRIVE_LOW, /* GPRS_PWEN */
28c88046 180 GPIO93_GPIO | MFP_LPM_DRIVE_LOW, /* Camera reset */
3c85bce6
MR		 181 GPIO115_GPIO | MFP_LPM_DRIVE_LOW, /* WLAN_PWEN */
182
183 /* NAND controls */
184 GPIO11_GPIO | MFP_LPM_DRIVE_HIGH, /* NAND CE# */
3c85bce6
MR		 185
186 /* interrupts */
3c85bce6
MR		 187 GPIO41_GPIO, /* DM9000 interrupt */
188};
3d50527b 189
4a697e83
MR		 190static unsigned long em_x270_pin_config[] = {
191 GPIO13_GPIO, /* MMC card detect */
192 GPIO56_GPIO, /* NAND Ready/Busy */
193 GPIO95_GPIO, /* MMC Write protect */
194};
195
7f14a787
MR		 196static unsigned long exeda_pin_config[] = {
197 GPIO20_GPIO, /* NAND Ready/Busy */
198 GPIO38_GPIO | MFP_LPM_DRIVE_LOW, /* SD slot power */
199 GPIO114_GPIO, /* MMC card detect */
200};
201
3c85bce6
MR		 202#if defined(CONFIG_DM9000) || defined(CONFIG_DM9000_MODULE)
203static struct resource em_x270_dm9000_resource[] = {
3d50527b
MR		 204 [0] = {
205 .start = PXA_CS2_PHYS,
206 .end = PXA_CS2_PHYS + 3,
207 .flags = IORESOURCE_MEM,
208 },
209 [1] = {
210 .start = PXA_CS2_PHYS + 8,
211 .end = PXA_CS2_PHYS + 8 + 0x3f,
212 .flags = IORESOURCE_MEM,
213 },
214 [2] = {
215 .start = EM_X270_ETHIRQ,
216 .end = EM_X270_ETHIRQ,
3c85bce6 217 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
3d50527b
MR		 218 }
219};
220
3c85bce6 221static struct dm9000_plat_data em_x270_dm9000_platdata = {
4a697e83 222 .flags = DM9000_PLATF_NO_EEPROM,
3d50527b
MR		 223};
224
3c85bce6 225static struct platform_device em_x270_dm9000 = {
3d50527b
MR		 226 .name = "dm9000",
227 .id = 0,
3c85bce6
MR		 228 .num_resources = ARRAY_SIZE(em_x270_dm9000_resource),
229 .resource = em_x270_dm9000_resource,
3d50527b 230 .dev = {
3c85bce6 231 .platform_data = &em_x270_dm9000_platdata,
3d50527b
MR		 232 }
233};
234
3c85bce6
MR		 235static void __init em_x270_init_dm9000(void)
236{
4a697e83 237 em_x270_dm9000_platdata.flags |= dm9000_flags;
3c85bce6
MR		 238 platform_device_register(&em_x270_dm9000);
239}
240#else
241static inline void em_x270_init_dm9000(void) {}
242#endif
3d50527b 243
3c85bce6
MR		 244/* V3020 RTC */
245#if defined(CONFIG_RTC_DRV_V3020) || defined(CONFIG_RTC_DRV_V3020_MODULE)
3d50527b
MR		 246static struct resource em_x270_v3020_resource[] = {
247 [0] = {
248 .start = PXA_CS4_PHYS,
249 .end = PXA_CS4_PHYS + 3,
250 .flags = IORESOURCE_MEM,
251 },
252};
253
254static struct v3020_platform_data em_x270_v3020_platdata = {
255 .leftshift = 0,
256};
257
258static struct platform_device em_x270_rtc = {
259 .name = "v3020",
260 .num_resources = ARRAY_SIZE(em_x270_v3020_resource),
261 .resource = em_x270_v3020_resource,
262 .id = -1,
263 .dev = {
264 .platform_data = &em_x270_v3020_platdata,
265 }
266};
267
3c85bce6
MR		 268static void __init em_x270_init_rtc(void)
269{
270 platform_device_register(&em_x270_rtc);
271}
272#else
273static inline void em_x270_init_rtc(void) {}
274#endif
3d50527b 275
3c85bce6
MR		 276/* NAND flash */
277#if defined(CONFIG_MTD_NAND_PLATFORM) || defined(CONFIG_MTD_NAND_PLATFORM_MODULE)
3d50527b
MR		 278static inline void nand_cs_on(void)
279{
3c85bce6 280 gpio_set_value(GPIO11_NAND_CS, 0);
3d50527b
MR		 281}
282
283static void nand_cs_off(void)
284{
285 dsb();
286
3c85bce6 287 gpio_set_value(GPIO11_NAND_CS, 1);
3d50527b
MR		 288}
289
290/* hardware specific access to control-lines */
291static void em_x270_nand_cmd_ctl(struct mtd_info *mtd, int dat,
292 unsigned int ctrl)
293{
294 struct nand_chip *this = mtd->priv;
295 unsigned long nandaddr = (unsigned long)this->IO_ADDR_W;
296
297 dsb();
298
299 if (ctrl & NAND_CTRL_CHANGE) {
300 if (ctrl & NAND_ALE)
301 nandaddr |= (1 << 3);
302 else
303 nandaddr &= ~(1 << 3);
304 if (ctrl & NAND_CLE)
305 nandaddr |= (1 << 2);
306 else
307 nandaddr &= ~(1 << 2);
308 if (ctrl & NAND_NCE)
309 nand_cs_on();
310 else
311 nand_cs_off();
312 }
313
314 dsb();
315 this->IO_ADDR_W = (void __iomem *)nandaddr;
316 if (dat != NAND_CMD_NONE)
317 writel(dat, this->IO_ADDR_W);
318
319 dsb();
320}
321
322/* read device ready pin */
323static int em_x270_nand_device_ready(struct mtd_info *mtd)
324{
325 dsb();
326
4a697e83 327 return gpio_get_value(nand_rb);
3d50527b
MR		 328}
329
330static struct mtd_partition em_x270_partition_info[] = {
331 [0] = {
332 .name = "em_x270-0",
333 .offset = 0,
334 .size = SZ_4M,
335 },
336 [1] = {
337 .name = "em_x270-1",
338 .offset = MTDPART_OFS_APPEND,
339 .size = MTDPART_SIZ_FULL
340 },
341};
342
343static const char *em_x270_part_probes[] = { "cmdlinepart", NULL };
344
345struct platform_nand_data em_x270_nand_platdata = {
346 .chip = {
347 .nr_chips = 1,
348 .chip_offset = 0,
349 .nr_partitions = ARRAY_SIZE(em_x270_partition_info),
350 .partitions = em_x270_partition_info,
351 .chip_delay = 20,
352 .part_probe_types = em_x270_part_probes,
353 },
354 .ctrl = {
355 .hwcontrol = 0,
356 .dev_ready = em_x270_nand_device_ready,
357 .select_chip = 0,
358 .cmd_ctrl = em_x270_nand_cmd_ctl,
359 },
360};
361
362static struct resource em_x270_nand_resource[] = {
363 [0] = {
364 .start = PXA_CS1_PHYS,
365 .end = PXA_CS1_PHYS + 12,
366 .flags = IORESOURCE_MEM,
367 },
368};
369
370static struct platform_device em_x270_nand = {
371 .name = "gen_nand",
372 .num_resources = ARRAY_SIZE(em_x270_nand_resource),
373 .resource = em_x270_nand_resource,
374 .id = -1,
375 .dev = {
376 .platform_data = &em_x270_nand_platdata,
377 }
378};
379
3c85bce6
MR		 380static void __init em_x270_init_nand(void)
381{
382 int err;
3d50527b 383
3c85bce6
MR		 384 err = gpio_request(GPIO11_NAND_CS, "NAND CS");
385 if (err) {
386 pr_warning("EM-X270: failed to request NAND CS gpio\n");
387 return;
388 }
389
390 gpio_direction_output(GPIO11_NAND_CS, 1);
391
4a697e83 392 err = gpio_request(nand_rb, "NAND R/B");
3c85bce6
MR		 393 if (err) {
394 pr_warning("EM-X270: failed to request NAND R/B gpio\n");
395 gpio_free(GPIO11_NAND_CS);
396 return;
397 }
398
4a697e83 399 gpio_direction_input(nand_rb);
3c85bce6
MR		 400
401 platform_device_register(&em_x270_nand);
402}
403#else
404static inline void em_x270_init_nand(void) {}
405#endif
3d50527b 406
28c88046
MR		 407#if defined(CONFIG_MTD_PHYSMAP) || defined(CONFIG_MTD_PHYSMAP_MODULE)
408static struct mtd_partition em_x270_nor_parts[] = {
409 {
410 .name = "Bootloader",
411 .offset = 0x00000000,
412 .size = 0x00050000,
413 .mask_flags = MTD_WRITEABLE /* force read-only */
414 }, {
415 .name = "Environment",
416 .offset = 0x00050000,
417 .size = 0x00010000,
418 }, {
419 .name = "Reserved",
420 .offset = 0x00060000,
421 .size = 0x00050000,
422 .mask_flags = MTD_WRITEABLE /* force read-only */
423 }, {
424 .name = "Splashscreen",
425 .offset = 0x000b0000,
426 .size = 0x00050000,
427 }
428};
429
430static struct physmap_flash_data em_x270_nor_data[] = {
431 [0] = {
432 .width = 2,
433 .parts = em_x270_nor_parts,
434 .nr_parts = ARRAY_SIZE(em_x270_nor_parts),
435 },
436};
437
438static struct resource em_x270_nor_flash_resource = {
439 .start = PXA_CS0_PHYS,
440 .end = PXA_CS0_PHYS + SZ_1M - 1,
441 .flags = IORESOURCE_MEM,
442};
443
444static struct platform_device em_x270_physmap_flash = {
445 .name = "physmap-flash",
446 .id = 0,
447 .num_resources = 1,
448 .resource = &em_x270_nor_flash_resource,
449 .dev = {
450 .platform_data = &em_x270_nor_data,
451 },
452};
453
454static void __init em_x270_init_nor(void)
455{
456 platform_device_register(&em_x270_physmap_flash);
457}
458#else
459static inline void em_x270_init_nor(void) {}
460#endif
461
3d50527b 462/* PXA27x OHCI controller setup */
3c85bce6 463#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
3d50527b
MR		 464static int em_x270_ohci_init(struct device *dev)
465{
3d50527b
MR		 466 /* enable port 2 transiever */
467 UP2OCR = UP2OCR_HXS | UP2OCR_HXOE;
468
469 return 0;
470}
471
472static struct pxaohci_platform_data em_x270_ohci_platform_data = {
473 .port_mode = PMM_PERPORT_MODE,
097b5334 474 .flags = ENABLE_PORT1 | ENABLE_PORT2 | POWER_CONTROL_LOW,
3d50527b
MR		 475 .init = em_x270_ohci_init,
476};
477
3c85bce6
MR		 478static void __init em_x270_init_ohci(void)
479{
480 pxa_set_ohci_info(&em_x270_ohci_platform_data);
481}
482#else
483static inline void em_x270_init_ohci(void) {}
484#endif
3d50527b 485
3c85bce6
MR		 486/* MCI controller setup */
487#if defined(CONFIG_MMC) || defined(CONFIG_MMC_MODULE)
6432f46c
MR		 488static struct regulator *em_x270_sdio_ldo;
489
3d50527b
MR		 490static int em_x270_mci_init(struct device *dev,
491 irq_handler_t em_x270_detect_int,
492 void *data)
493{
6432f46c
MR		 494 int err;
495
496 em_x270_sdio_ldo = regulator_get(dev, "vcc sdio");
497 if (IS_ERR(em_x270_sdio_ldo)) {
498 dev_err(dev, "can't request SDIO power supply: %ld\n",
499 PTR_ERR(em_x270_sdio_ldo));
500 return PTR_ERR(em_x270_sdio_ldo);
501 }
502
4a697e83 503 err = request_irq(gpio_to_irq(mmc_cd), em_x270_detect_int,
6432f46c
MR		 504 IRQF_DISABLED | IRQF_TRIGGER_RISING |
505 IRQF_TRIGGER_FALLING,
3c85bce6 506 "MMC card detect", data);
3d50527b 507 if (err) {
6432f46c
MR		 508 dev_err(dev, "can't request MMC card detect IRQ: %d\n", err);
509 goto err_irq;
510 }
511
7f14a787
MR		 512 if (machine_is_em_x270()) {
513 err = gpio_request(GPIO95_MMC_WP, "MMC WP");
514 if (err) {
515 dev_err(dev, "can't request MMC write protect: %d\n",
516 err);
517 goto err_gpio_wp;
518 }
519 gpio_direction_input(GPIO95_MMC_WP);
520 } else {
521 err = gpio_request(GPIO38_SD_PWEN, "sdio power");
522 if (err) {
523 dev_err(dev, "can't request MMC power control : %d\n",
524 err);
525 goto err_gpio_wp;
526 }
527 gpio_direction_output(GPIO38_SD_PWEN, 1);
3d50527b
MR		 528 }
529
530 return 0;
6432f46c
MR		 531
532err_gpio_wp:
4a697e83 533 free_irq(gpio_to_irq(mmc_cd), data);
6432f46c
MR		 534err_irq:
535 regulator_put(em_x270_sdio_ldo);
536
537 return err;
3d50527b
MR		 538}
539
540static void em_x270_mci_setpower(struct device *dev, unsigned int vdd)
541{
6432f46c
MR		 542 struct pxamci_platform_data* p_d = dev->platform_data;
543
544 if ((1 << vdd) & p_d->ocr_mask) {
545 int vdd_uV = (2000 + (vdd - __ffs(MMC_VDD_20_21)) * 100) * 1000;
546
547 regulator_set_voltage(em_x270_sdio_ldo, vdd_uV, vdd_uV);
548 regulator_enable(em_x270_sdio_ldo);
549 } else {
550 regulator_disable(em_x270_sdio_ldo);
551 }
3d50527b
MR		 552}
553
554static void em_x270_mci_exit(struct device *dev, void *data)
555{
4a697e83 556 free_irq(gpio_to_irq(mmc_cd), data);
7f14a787
MR		 557 regulator_put(em_x270_sdio_ldo);
558
559 if (machine_is_em_x270())
560 gpio_free(GPIO95_MMC_WP);
561 else
562 gpio_free(GPIO38_SD_PWEN);
6432f46c
MR		 563}
564
565static int em_x270_mci_get_ro(struct device *dev)
566{
567 return gpio_get_value(GPIO95_MMC_WP);
3d50527b
MR		 568}
569
570static struct pxamci_platform_data em_x270_mci_platform_data = {
6432f46c
MR		 571 .ocr_mask = MMC_VDD_20_21|MMC_VDD_21_22|MMC_VDD_22_23|
572 MMC_VDD_24_25|MMC_VDD_25_26|MMC_VDD_26_27|
573 MMC_VDD_27_28|MMC_VDD_28_29|MMC_VDD_29_30|
574 MMC_VDD_30_31|MMC_VDD_31_32,
3d50527b
MR		 575 .init = em_x270_mci_init,
576 .setpower = em_x270_mci_setpower,
577 .exit = em_x270_mci_exit,
578};
579
3c85bce6
MR		 580static void __init em_x270_init_mmc(void)
581{
7f14a787
MR		 582 if (machine_is_em_x270())
583 em_x270_mci_platform_data.get_ro = em_x270_mci_get_ro;
584
6432f46c 585 em_x270_mci_platform_data.detect_delay = msecs_to_jiffies(250);
3c85bce6
MR		 586 pxa_set_mci_info(&em_x270_mci_platform_data);
587}
588#else
589static inline void em_x270_init_mmc(void) {}
590#endif
591
28c88046 592/* LCD */
3c85bce6 593#if defined(CONFIG_FB_PXA) || defined(CONFIG_FB_PXA_MODULE)
28c88046
MR		 594static struct pxafb_mode_info em_x270_lcd_modes[] = {
595 [0] = {
596 .pixclock = 38250,
597 .bpp = 16,
598 .xres = 480,
599 .yres = 640,
600 .hsync_len = 8,
601 .vsync_len = 2,
602 .left_margin = 8,
603 .upper_margin = 2,
604 .right_margin = 24,
605 .lower_margin = 4,
606 .sync = 0,
607 },
608 [1] = {
609 .pixclock = 153800,
610 .bpp = 16,
611 .xres = 240,
612 .yres = 320,
613 .hsync_len = 8,
614 .vsync_len = 2,
615 .left_margin = 8,
616 .upper_margin = 2,
617 .right_margin = 88,
618 .lower_margin = 2,
619 .sync = 0,
620 },
3d50527b
MR		 621};
622
623static struct pxafb_mach_info em_x270_lcd = {
28c88046
MR		 624 .modes = em_x270_lcd_modes,
625 .num_modes = 2,
3c85bce6 626 .lcd_conn = LCD_COLOR_TFT_16BPP,
3d50527b 627};
28c88046 628
3c85bce6 629static void __init em_x270_init_lcd(void)
3d50527b 630{
3d50527b 631 set_pxa_fb_info(&em_x270_lcd);
3c85bce6
MR		 632}
633#else
634static inline void em_x270_init_lcd(void) {}
635#endif
3d50527b 636
28c88046
MR		 637#if defined(CONFIG_SPI_PXA2XX) || defined(CONFIG_SPI_PXA2XX_MODULE)
638static struct pxa2xx_spi_master em_x270_spi_info = {
639 .num_chipselect = 1,
640};
641
642static struct pxa2xx_spi_chip em_x270_tdo24m_chip = {
643 .rx_threshold = 1,
644 .tx_threshold = 1,
645};
646
647static struct tdo24m_platform_data em_x270_tdo24m_pdata = {
648 .model = TDO35S,
649};
650
651static struct spi_board_info em_x270_spi_devices[] __initdata = {
652 {
653 .modalias = "tdo24m",
654 .max_speed_hz = 1000000,
655 .bus_num = 1,
656 .chip_select = 0,
657 .controller_data = &em_x270_tdo24m_chip,
658 .platform_data = &em_x270_tdo24m_pdata,
659 },
660};
661
662static void __init em_x270_init_spi(void)
663{
664 pxa2xx_set_spi_info(1, &em_x270_spi_info);
665 spi_register_board_info(ARRAY_AND_SIZE(em_x270_spi_devices));
666}
667#else
668static inline void em_x270_init_spi(void) {}
669#endif
670
3c85bce6
MR		 671#if defined(CONFIG_SND_PXA2XX_AC97) || defined(CONFIG_SND_PXA2XX_AC97_MODULE)
672static void __init em_x270_init_ac97(void)
673{
9f19d638 674 pxa_set_ac97_info(NULL);
3c85bce6
MR		 675}
676#else
677static inline void em_x270_init_ac97(void) {}
678#endif
679
680#if defined(CONFIG_KEYBOARD_PXA27x) || defined(CONFIG_KEYBOARD_PXA27x_MODULE)
7f14a787 681static unsigned int em_x270_module_matrix_keys[] = {
3c85bce6
MR		 682 KEY(0, 0, KEY_A), KEY(1, 0, KEY_UP), KEY(2, 1, KEY_B),
683 KEY(0, 2, KEY_LEFT), KEY(1, 1, KEY_ENTER), KEY(2, 0, KEY_RIGHT),
684 KEY(0, 1, KEY_C), KEY(1, 2, KEY_DOWN), KEY(2, 2, KEY_D),
685};
3d50527b 686
7f14a787 687struct pxa27x_keypad_platform_data em_x270_module_keypad_info = {
3c85bce6
MR		 688 /* code map for the matrix keys */
689 .matrix_key_rows = 3,
690 .matrix_key_cols = 3,
7f14a787
MR		 691 .matrix_key_map = em_x270_module_matrix_keys,
692 .matrix_key_map_size = ARRAY_SIZE(em_x270_module_matrix_keys),
693};
694
695static unsigned int em_x270_exeda_matrix_keys[] = {
696 KEY(0, 0, KEY_RIGHTSHIFT), KEY(0, 1, KEY_RIGHTCTRL),
697 KEY(0, 2, KEY_RIGHTALT), KEY(0, 3, KEY_SPACE),
698 KEY(0, 4, KEY_LEFTALT), KEY(0, 5, KEY_LEFTCTRL),
699 KEY(0, 6, KEY_ENTER), KEY(0, 7, KEY_SLASH),
700
701 KEY(1, 0, KEY_DOT), KEY(1, 1, KEY_M),
702 KEY(1, 2, KEY_N), KEY(1, 3, KEY_B),
703 KEY(1, 4, KEY_V), KEY(1, 5, KEY_C),
704 KEY(1, 6, KEY_X), KEY(1, 7, KEY_Z),
705
706 KEY(2, 0, KEY_LEFTSHIFT), KEY(2, 1, KEY_SEMICOLON),
707 KEY(2, 2, KEY_L), KEY(2, 3, KEY_K),
708 KEY(2, 4, KEY_J), KEY(2, 5, KEY_H),
709 KEY(2, 6, KEY_G), KEY(2, 7, KEY_F),
710
711 KEY(3, 0, KEY_D), KEY(3, 1, KEY_S),
712 KEY(3, 2, KEY_A), KEY(3, 3, KEY_TAB),
713 KEY(3, 4, KEY_BACKSPACE), KEY(3, 5, KEY_P),
714 KEY(3, 6, KEY_O), KEY(3, 7, KEY_I),
715
716 KEY(4, 0, KEY_U), KEY(4, 1, KEY_Y),
717 KEY(4, 2, KEY_T), KEY(4, 3, KEY_R),
718 KEY(4, 4, KEY_E), KEY(4, 5, KEY_W),
719 KEY(4, 6, KEY_Q), KEY(4, 7, KEY_MINUS),
720
721 KEY(5, 0, KEY_0), KEY(5, 1, KEY_9),
722 KEY(5, 2, KEY_8), KEY(5, 3, KEY_7),
723 KEY(5, 4, KEY_6), KEY(5, 5, KEY_5),
724 KEY(5, 6, KEY_4), KEY(5, 7, KEY_3),
725
726 KEY(6, 0, KEY_2), KEY(6, 1, KEY_1),
727 KEY(6, 2, KEY_ENTER), KEY(6, 3, KEY_END),
728 KEY(6, 4, KEY_DOWN), KEY(6, 5, KEY_UP),
729 KEY(6, 6, KEY_MENU), KEY(6, 7, KEY_F1),
730
731 KEY(7, 0, KEY_LEFT), KEY(7, 1, KEY_RIGHT),
732 KEY(7, 2, KEY_BACK), KEY(7, 3, KEY_HOME),
733 KEY(7, 4, 0), KEY(7, 5, 0),
734 KEY(7, 6, 0), KEY(7, 7, 0),
735};
736
737struct pxa27x_keypad_platform_data em_x270_exeda_keypad_info = {
738 /* code map for the matrix keys */
739 .matrix_key_rows = 8,
740 .matrix_key_cols = 8,
741 .matrix_key_map = em_x270_exeda_matrix_keys,
742 .matrix_key_map_size = ARRAY_SIZE(em_x270_exeda_matrix_keys),
3c85bce6
MR		 743};
744
745static void __init em_x270_init_keypad(void)
746{
7f14a787
MR		 747 if (machine_is_em_x270())
748 pxa_set_keypad_info(&em_x270_module_keypad_info);
749 else
750 pxa_set_keypad_info(&em_x270_exeda_keypad_info);
3c85bce6
MR		 751}
752#else
753static inline void em_x270_init_keypad(void) {}
754#endif
3d50527b 755
3c85bce6
MR		 756#if defined(CONFIG_KEYBOARD_GPIO) || defined(CONFIG_KEYBOARD_GPIO_MODULE)
757static struct gpio_keys_button gpio_keys_button[] = {
758 [0] = {
759 .desc = "sleep/wakeup",
760 .code = KEY_SUSPEND,
761 .type = EV_PWR,
762 .gpio = 1,
763 .wakeup = 1,
764 },
765};
3d50527b 766
3c85bce6
MR		 767static struct gpio_keys_platform_data em_x270_gpio_keys_data = {
768 .buttons = gpio_keys_button,
769 .nbuttons = 1,
770};
3d50527b 771
3c85bce6
MR		 772static struct platform_device em_x270_gpio_keys = {
773 .name = "gpio-keys",
774 .id = -1,
775 .dev = {
776 .platform_data = &em_x270_gpio_keys_data,
777 },
778};
779
780static void __init em_x270_init_gpio_keys(void)
781{
782 platform_device_register(&em_x270_gpio_keys);
783}
784#else
785static inline void em_x270_init_gpio_keys(void) {}
786#endif
787
28c88046
MR		 788/* Quick Capture Interface and sensor setup */
789#if defined(CONFIG_VIDEO_PXA27x) || defined(CONFIG_VIDEO_PXA27x_MODULE)
790static struct regulator *em_x270_camera_ldo;
791
792static int em_x270_sensor_init(struct device *dev)
793{
794 int ret;
795
796 ret = gpio_request(GPIO93_CAM_RESET, "camera reset");
797 if (ret)
798 return ret;
799
800 gpio_direction_output(GPIO93_CAM_RESET, 0);
801
802 em_x270_camera_ldo = regulator_get(NULL, "vcc cam");
803 if (em_x270_camera_ldo == NULL) {
804 gpio_free(GPIO93_CAM_RESET);
805 return -ENODEV;
806 }
807
808 ret = regulator_enable(em_x270_camera_ldo);
809 if (ret) {
810 regulator_put(em_x270_camera_ldo);
811 gpio_free(GPIO93_CAM_RESET);
812 return ret;
813 }
814
815 gpio_set_value(GPIO93_CAM_RESET, 1);
816
817 return 0;
818}
819
820struct pxacamera_platform_data em_x270_camera_platform_data = {
821 .init = em_x270_sensor_init,
822 .flags = PXA_CAMERA_MASTER | PXA_CAMERA_DATAWIDTH_8 |
823 PXA_CAMERA_PCLK_EN | PXA_CAMERA_MCLK_EN,
824 .mclk_10khz = 2600,
825};
826
827static int em_x270_sensor_power(struct device *dev, int on)
828{
829 int ret;
830 int is_on = regulator_is_enabled(em_x270_camera_ldo);
831
832 if (on == is_on)
833 return 0;
834
835 gpio_set_value(GPIO93_CAM_RESET, !on);
836
837 if (on)
838 ret = regulator_enable(em_x270_camera_ldo);
839 else
840 ret = regulator_disable(em_x270_camera_ldo);
841
842 if (ret)
843 return ret;
844
845 gpio_set_value(GPIO93_CAM_RESET, on);
846
847 return 0;
848}
849
850static struct soc_camera_link iclink = {
851 .bus_id = 0,
852 .power = em_x270_sensor_power,
853};
854
855static struct i2c_board_info em_x270_i2c_cam_info[] = {
856 {
857 I2C_BOARD_INFO("mt9m111", 0x48),
858 .platform_data = &iclink,
859 },
860};
861
862static struct i2c_pxa_platform_data em_x270_i2c_info = {
863 .fast_mode = 1,
864};
865
866static void __init em_x270_init_camera(void)
867{
868 pxa_set_i2c_info(&em_x270_i2c_info);
869 i2c_register_board_info(0, ARRAY_AND_SIZE(em_x270_i2c_cam_info));
870 pxa_set_camera_info(&em_x270_camera_platform_data);
871}
872#else
873static inline void em_x270_init_camera(void) {}
874#endif
875
876/* DA9030 related initializations */
432adf18
MR		 877#define REGULATOR_CONSUMER(_name, _dev, _supply) \
878 static struct regulator_consumer_supply _name##_consumers[] = { \
879 { \
880 .dev = _dev, \
881 .supply = _supply, \
882 }, \
883 }
28c88046 884
432adf18
MR		 885REGULATOR_CONSUMER(ldo3, NULL, "vcc gps");
886REGULATOR_CONSUMER(ldo5, NULL, "vcc cam");
887REGULATOR_CONSUMER(ldo10, &pxa_device_mci.dev, "vcc sdio");
888REGULATOR_CONSUMER(ldo12, NULL, "vcc usb");
889REGULATOR_CONSUMER(ldo19, NULL, "vcc gprs");
890
891#define REGULATOR_INIT(_ldo, _min_uV, _max_uV, _ops_mask) \
892 static struct regulator_init_data _ldo##_data = { \
893 .constraints = { \
894 .min_uV = _min_uV, \
895 .max_uV = _max_uV, \
896 .state_mem = { \
897 .enabled = 0, \
898 }, \
899 .valid_ops_mask = _ops_mask, \
900 }, \
901 .num_consumer_supplies = ARRAY_SIZE(_ldo##_consumers), \
902 .consumer_supplies = _ldo##_consumers, \
903 };
904
905REGULATOR_INIT(ldo3, 3200000, 3200000, REGULATOR_CHANGE_STATUS);
906REGULATOR_INIT(ldo5, 3000000, 3000000, REGULATOR_CHANGE_STATUS);
907REGULATOR_INIT(ldo10, 2000000, 3200000,
908 REGULATOR_CHANGE_STATUS | REGULATOR_CHANGE_VOLTAGE);
909REGULATOR_INIT(ldo12, 3000000, 3000000, REGULATOR_CHANGE_STATUS);
910REGULATOR_INIT(ldo19, 3200000, 3200000, REGULATOR_CHANGE_STATUS);
28c88046
MR		 911
912struct led_info em_x270_led_info = {
913 .name = "em-x270:orange",
914 .default_trigger = "battery-charging-or-full",
915};
916
9f055c49
MR		 917struct power_supply_info em_x270_psy_info = {
918 .name = "LP555597P6H-FPS",
919 .technology = POWER_SUPPLY_TECHNOLOGY_LIPO,
920 .voltage_max_design = 4200000,
921 .voltage_min_design = 3000000,
922 .use_for_apm = 1,
923};
924
925static void em_x270_battery_low(void)
926{
927 apm_queue_event(APM_LOW_BATTERY);
928}
929
930static void em_x270_battery_critical(void)
931{
932 apm_queue_event(APM_CRITICAL_SUSPEND);
933}
934
935struct da9030_battery_info em_x270_batterty_info = {
936 .battery_info = &em_x270_psy_info,
937
938 .charge_milliamp = 1000,
939 .charge_millivolt = 4200,
940
941 .vbat_low = 3600,
942 .vbat_crit = 3400,
943 .vbat_charge_start = 4100,
944 .vbat_charge_stop = 4200,
945 .vbat_charge_restart = 4000,
946
947 .vcharge_min = 3200,
948 .vcharge_max = 5500,
949
950 .tbat_low = 197,
951 .tbat_high = 78,
952 .tbat_restart = 100,
953
954 .batmon_interval = 0,
955
956 .battery_low = em_x270_battery_low,
957 .battery_critical = em_x270_battery_critical,
958};
959
432adf18
MR		 960#define DA9030_SUBDEV(_name, _id, _pdata) \
961 { \
962 .name = "da903x-" #_name, \
963 .id = DA9030_ID_##_id, \
964 .platform_data = _pdata, \
28c88046 965 }
432adf18
MR		 966
967#define DA9030_LDO(num) DA9030_SUBDEV(regulator, LDO##num, &ldo##num##_data)
968
969struct da903x_subdev_info em_x270_da9030_subdevs[] = {
970 DA9030_LDO(3),
971 DA9030_LDO(5),
972 DA9030_LDO(10),
973 DA9030_LDO(12),
974 DA9030_LDO(19),
975
976 DA9030_SUBDEV(led, LED_PC, &em_x270_led_info),
977 DA9030_SUBDEV(backlight, WLED, &em_x270_led_info),
9f055c49 978 DA9030_SUBDEV(battery, BAT, &em_x270_batterty_info),
28c88046
MR		 979};
980
981static struct da903x_platform_data em_x270_da9030_info = {
982 .num_subdevs = ARRAY_SIZE(em_x270_da9030_subdevs),
983 .subdevs = em_x270_da9030_subdevs,
984};
985
986static struct i2c_board_info em_x270_i2c_pmic_info = {
987 I2C_BOARD_INFO("da9030", 0x49),
988 .irq = IRQ_GPIO(0),
989 .platform_data = &em_x270_da9030_info,
990};
991
992static struct i2c_pxa_platform_data em_x270_pwr_i2c_info = {
993 .use_pio = 1,
994};
995
996static void __init em_x270_init_da9030(void)
997{
998 pxa27x_set_i2c_power_info(&em_x270_pwr_i2c_info);
999 i2c_register_board_info(1, &em_x270_i2c_pmic_info, 1);
1000}
1001
4a697e83 1002static void __init em_x270_module_init(void)
3c85bce6 1003{
7f14a787 1004 pr_info("%s\n", __func__);
3c85bce6
MR		 1005 pxa2xx_mfp_config(ARRAY_AND_SIZE(em_x270_pin_config));
1006
4a697e83
MR		 1007 mmc_cd = GPIO13_MMC_CD;
1008 nand_rb = GPIO56_NAND_RB;
1009 dm9000_flags = DM9000_PLATF_32BITONLY;
1010}
1011
7f14a787
MR		 1012static void __init em_x270_exeda_init(void)
1013{
1014 pr_info("%s\n", __func__);
1015 pxa2xx_mfp_config(ARRAY_AND_SIZE(exeda_pin_config));
1016
1017 mmc_cd = GPIO114_MMC_CD;
1018 nand_rb = GPIO20_NAND_RB;
1019 dm9000_flags = DM9000_PLATF_16BITONLY;
1020}
1021
4a697e83
MR		 1022static void __init em_x270_init(void)
1023{
1024 pxa2xx_mfp_config(ARRAY_AND_SIZE(common_pin_config));
1025
7f14a787
MR		 1026 if (machine_is_em_x270())
1027 em_x270_module_init();
1028 else if (machine_is_exeda())
1029 em_x270_exeda_init();
1030 else
1031 panic("Unsupported machine: %d\n", machine_arch_type);
4a697e83 1032
28c88046 1033 em_x270_init_da9030();
3c85bce6
MR		 1034 em_x270_init_dm9000();
1035 em_x270_init_rtc();
1036 em_x270_init_nand();
28c88046 1037 em_x270_init_nor();
3c85bce6
MR		 1038 em_x270_init_lcd();
1039 em_x270_init_mmc();
1040 em_x270_init_ohci();
1041 em_x270_init_keypad();
1042 em_x270_init_gpio_keys();
1043 em_x270_init_ac97();
28c88046
MR		 1044 em_x270_init_camera();
1045 em_x270_init_spi();
3d50527b
MR		 1046}
1047
3c85bce6 1048MACHINE_START(EM_X270, "Compulab EM-X270")
3d50527b
MR		 1049 .boot_params = 0xa0000100,
1050 .phys_io = 0x40000000,
1051 .io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
1052 .map_io = pxa_map_io,
1053 .init_irq = pxa27x_init_irq,
1054 .timer = &pxa_timer,
1055 .init_machine = em_x270_init,
1056MACHINE_END
7f14a787
MR		 1057
1058MACHINE_START(EXEDA, "Compulab eXeda")
1059 .boot_params = 0xa0000100,
1060 .phys_io = 0x40000000,
1061 .io_pg_offst = (io_p2v(0x40000000) >> 18) & 0xfffc,
1062 .map_io = pxa_map_io,
1063 .init_irq = pxa27x_init_irq,
1064 .timer = &pxa_timer,
1065 .init_machine = em_x270_init,
1066MACHINE_END
Linux kernel - Deliverables
This page took 0.194222 seconds and 5 git commands to generate.