Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/mach-pxa/pxa25x.c | |
3 | * | |
4 | * Author: Nicolas Pitre | |
5 | * Created: Jun 15, 2001 | |
6 | * Copyright: MontaVista Software Inc. | |
7 | * | |
8 | * Code specific to PXA21x/25x/26x variants. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License version 2 as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * Since this file should be linked before any other machine specific file, | |
15 | * the __initcall() here will be executed first. This serves as default | |
16 | * initialization stuff for PXA machines which can be overridden later if | |
17 | * need be. | |
18 | */ | |
19 | #include <linux/module.h> | |
20 | #include <linux/kernel.h> | |
21 | #include <linux/init.h> | |
34f3231f | 22 | #include <linux/platform_device.h> |
95d9ffbe | 23 | #include <linux/suspend.h> |
c0165504 | 24 | #include <linux/sysdev.h> |
1da177e4 LT |
25 | |
26 | #include <asm/hardware.h> | |
cd49104d | 27 | #include <asm/arch/irqs.h> |
1da177e4 | 28 | #include <asm/arch/pxa-regs.h> |
e176bb05 | 29 | #include <asm/arch/pm.h> |
f53f066c | 30 | #include <asm/arch/dma.h> |
1da177e4 LT |
31 | |
32 | #include "generic.h" | |
46c41e62 | 33 | #include "devices.h" |
a6dba20c | 34 | #include "clock.h" |
1da177e4 LT |
35 | |
36 | /* | |
37 | * Various clock factors driven by the CCCR register. | |
38 | */ | |
39 | ||
40 | /* Crystal Frequency to Memory Frequency Multiplier (L) */ | |
41 | static unsigned char L_clk_mult[32] = { 0, 27, 32, 36, 40, 45, 0, }; | |
42 | ||
43 | /* Memory Frequency to Run Mode Frequency Multiplier (M) */ | |
44 | static unsigned char M_clk_mult[4] = { 0, 1, 2, 4 }; | |
45 | ||
46 | /* Run Mode Frequency to Turbo Mode Frequency Multiplier (N) */ | |
47 | /* Note: we store the value N * 2 here. */ | |
48 | static unsigned char N2_clk_mult[8] = { 0, 0, 2, 3, 4, 0, 6, 0 }; | |
49 | ||
50 | /* Crystal clock */ | |
51 | #define BASE_CLK 3686400 | |
52 | ||
53 | /* | |
54 | * Get the clock frequency as reflected by CCCR and the turbo flag. | |
55 | * We assume these values have been applied via a fcs. | |
56 | * If info is not 0 we also display the current settings. | |
57 | */ | |
15a40333 | 58 | unsigned int pxa25x_get_clk_frequency_khz(int info) |
1da177e4 LT |
59 | { |
60 | unsigned long cccr, turbo; | |
61 | unsigned int l, L, m, M, n2, N; | |
62 | ||
63 | cccr = CCCR; | |
64 | asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (turbo) ); | |
65 | ||
66 | l = L_clk_mult[(cccr >> 0) & 0x1f]; | |
67 | m = M_clk_mult[(cccr >> 5) & 0x03]; | |
68 | n2 = N2_clk_mult[(cccr >> 7) & 0x07]; | |
69 | ||
70 | L = l * BASE_CLK; | |
71 | M = m * L; | |
72 | N = n2 * M / 2; | |
73 | ||
74 | if(info) | |
75 | { | |
76 | L += 5000; | |
77 | printk( KERN_INFO "Memory clock: %d.%02dMHz (*%d)\n", | |
78 | L / 1000000, (L % 1000000) / 10000, l ); | |
79 | M += 5000; | |
80 | printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n", | |
81 | M / 1000000, (M % 1000000) / 10000, m ); | |
82 | N += 5000; | |
83 | printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n", | |
84 | N / 1000000, (N % 1000000) / 10000, n2 / 2, (n2 % 2) * 5, | |
85 | (turbo & 1) ? "" : "in" ); | |
86 | } | |
87 | ||
88 | return (turbo & 1) ? (N/1000) : (M/1000); | |
89 | } | |
90 | ||
1da177e4 LT |
91 | /* |
92 | * Return the current memory clock frequency in units of 10kHz | |
93 | */ | |
15a40333 | 94 | unsigned int pxa25x_get_memclk_frequency_10khz(void) |
1da177e4 LT |
95 | { |
96 | return L_clk_mult[(CCCR >> 0) & 0x1f] * BASE_CLK / 10000; | |
97 | } | |
98 | ||
a6dba20c RK |
99 | static unsigned long clk_pxa25x_lcd_getrate(struct clk *clk) |
100 | { | |
101 | return pxa25x_get_memclk_frequency_10khz() * 10000; | |
102 | } | |
103 | ||
104 | static const struct clkops clk_pxa25x_lcd_ops = { | |
105 | .enable = clk_cken_enable, | |
106 | .disable = clk_cken_disable, | |
107 | .getrate = clk_pxa25x_lcd_getrate, | |
108 | }; | |
109 | ||
110 | /* | |
111 | * 3.6864MHz -> OST, GPIO, SSP, PWM, PLLs (95.842MHz, 147.456MHz) | |
112 | * 95.842MHz -> MMC 19.169MHz, I2C 31.949MHz, FICP 47.923MHz, USB 47.923MHz | |
113 | * 147.456MHz -> UART 14.7456MHz, AC97 12.288MHz, I2S 5.672MHz (allegedly) | |
114 | */ | |
e01dbdb4 DB |
115 | static struct clk pxa25x_hwuart_clk = |
116 | INIT_CKEN("UARTCLK", HWUART, 14745600, 1, &pxa_device_hwuart.dev) | |
117 | ; | |
118 | ||
a6dba20c RK |
119 | static struct clk pxa25x_clks[] = { |
120 | INIT_CK("LCDCLK", LCD, &clk_pxa25x_lcd_ops, &pxa_device_fb.dev), | |
121 | INIT_CKEN("UARTCLK", FFUART, 14745600, 1, &pxa_device_ffuart.dev), | |
122 | INIT_CKEN("UARTCLK", BTUART, 14745600, 1, &pxa_device_btuart.dev), | |
435b6e94 | 123 | INIT_CKEN("UARTCLK", STUART, 14745600, 1, NULL), |
a6dba20c RK |
124 | INIT_CKEN("UDCCLK", USB, 47923000, 5, &pxa_device_udc.dev), |
125 | INIT_CKEN("MMCCLK", MMC, 19169000, 0, &pxa_device_mci.dev), | |
126 | INIT_CKEN("I2CCLK", I2C, 31949000, 0, &pxa_device_i2c.dev), | |
d8e0db11 | 127 | |
128 | INIT_CKEN("SSPCLK", SSP, 3686400, 0, &pxa25x_device_ssp.dev), | |
129 | INIT_CKEN("SSPCLK", NSSP, 3686400, 0, &pxa25x_device_nssp.dev), | |
130 | INIT_CKEN("SSPCLK", ASSP, 3686400, 0, &pxa25x_device_assp.dev), | |
131 | ||
27b98a67 MB |
132 | INIT_CKEN("AC97CLK", AC97, 24576000, 0, NULL), |
133 | ||
a6dba20c RK |
134 | /* |
135 | INIT_CKEN("PWMCLK", PWM0, 3686400, 0, NULL), | |
136 | INIT_CKEN("PWMCLK", PWM0, 3686400, 0, NULL), | |
a6dba20c | 137 | INIT_CKEN("I2SCLK", I2S, 14745600, 0, NULL), |
a6dba20c | 138 | */ |
435b6e94 | 139 | INIT_CKEN("FICPCLK", FICP, 47923000, 0, NULL), |
a6dba20c RK |
140 | }; |
141 | ||
a8fa3f0c | 142 | #ifdef CONFIG_PM |
8775420d | 143 | |
711be5cc EM |
144 | #define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x |
145 | #define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x] | |
146 | ||
711be5cc EM |
147 | /* |
148 | * List of global PXA peripheral registers to preserve. | |
149 | * More ones like CP and general purpose register values are preserved | |
150 | * with the stack pointer in sleep.S. | |
151 | */ | |
152 | enum { SLEEP_SAVE_START = 0, | |
153 | ||
711be5cc EM |
154 | SLEEP_SAVE_PGSR0, SLEEP_SAVE_PGSR1, SLEEP_SAVE_PGSR2, |
155 | ||
156 | SLEEP_SAVE_GAFR0_L, SLEEP_SAVE_GAFR0_U, | |
157 | SLEEP_SAVE_GAFR1_L, SLEEP_SAVE_GAFR1_U, | |
158 | SLEEP_SAVE_GAFR2_L, SLEEP_SAVE_GAFR2_U, | |
159 | ||
160 | SLEEP_SAVE_PSTR, | |
161 | ||
711be5cc EM |
162 | SLEEP_SAVE_CKEN, |
163 | ||
164 | SLEEP_SAVE_SIZE | |
165 | }; | |
166 | ||
167 | ||
168 | static void pxa25x_cpu_pm_save(unsigned long *sleep_save) | |
169 | { | |
711be5cc EM |
170 | SAVE(PGSR0); SAVE(PGSR1); SAVE(PGSR2); |
171 | ||
172 | SAVE(GAFR0_L); SAVE(GAFR0_U); | |
173 | SAVE(GAFR1_L); SAVE(GAFR1_U); | |
174 | SAVE(GAFR2_L); SAVE(GAFR2_U); | |
175 | ||
711be5cc EM |
176 | SAVE(CKEN); |
177 | SAVE(PSTR); | |
56b11288 RP |
178 | |
179 | /* Clear GPIO transition detect bits */ | |
180 | GEDR0 = GEDR0; GEDR1 = GEDR1; GEDR2 = GEDR2; | |
711be5cc EM |
181 | } |
182 | ||
183 | static void pxa25x_cpu_pm_restore(unsigned long *sleep_save) | |
184 | { | |
56b11288 RP |
185 | /* ensure not to come back here if it wasn't intended */ |
186 | PSPR = 0; | |
187 | ||
711be5cc | 188 | /* restore registers */ |
711be5cc EM |
189 | RESTORE(GAFR0_L); RESTORE(GAFR0_U); |
190 | RESTORE(GAFR1_L); RESTORE(GAFR1_U); | |
191 | RESTORE(GAFR2_L); RESTORE(GAFR2_U); | |
711be5cc EM |
192 | RESTORE(PGSR0); RESTORE(PGSR1); RESTORE(PGSR2); |
193 | ||
56b11288 RP |
194 | PSSR = PSSR_RDH | PSSR_PH; |
195 | ||
711be5cc | 196 | RESTORE(CKEN); |
711be5cc EM |
197 | RESTORE(PSTR); |
198 | } | |
199 | ||
200 | static void pxa25x_cpu_pm_enter(suspend_state_t state) | |
8775420d | 201 | { |
8775420d TP |
202 | switch (state) { |
203 | case PM_SUSPEND_MEM: | |
204 | /* set resume return address */ | |
205 | PSPR = virt_to_phys(pxa_cpu_resume); | |
b750a093 | 206 | pxa25x_cpu_suspend(PWRMODE_SLEEP); |
8775420d TP |
207 | break; |
208 | } | |
209 | } | |
a8fa3f0c | 210 | |
711be5cc EM |
211 | static struct pxa_cpu_pm_fns pxa25x_cpu_pm_fns = { |
212 | .save_size = SLEEP_SAVE_SIZE, | |
26398a70 | 213 | .valid = suspend_valid_only_mem, |
711be5cc EM |
214 | .save = pxa25x_cpu_pm_save, |
215 | .restore = pxa25x_cpu_pm_restore, | |
216 | .enter = pxa25x_cpu_pm_enter, | |
e176bb05 | 217 | }; |
711be5cc EM |
218 | |
219 | static void __init pxa25x_init_pm(void) | |
220 | { | |
221 | pxa_cpu_pm_fns = &pxa25x_cpu_pm_fns; | |
222 | } | |
f79299ca | 223 | #else |
224 | static inline void pxa25x_init_pm(void) {} | |
a8fa3f0c | 225 | #endif |
e176bb05 | 226 | |
c95530c7 | 227 | /* PXA25x: supports wakeup from GPIO0..GPIO15 and RTC alarm |
228 | */ | |
229 | ||
230 | static int pxa25x_set_wake(unsigned int irq, unsigned int on) | |
231 | { | |
232 | int gpio = IRQ_TO_GPIO(irq); | |
233 | uint32_t gpio_bit, mask = 0; | |
234 | ||
235 | if (gpio >= 0 && gpio <= 15) { | |
236 | gpio_bit = GPIO_bit(gpio); | |
237 | mask = gpio_bit; | |
238 | if (on) { | |
239 | if (GRER(gpio) | gpio_bit) | |
240 | PRER |= gpio_bit; | |
241 | else | |
242 | PRER &= ~gpio_bit; | |
243 | ||
244 | if (GFER(gpio) | gpio_bit) | |
245 | PFER |= gpio_bit; | |
246 | else | |
247 | PFER &= ~gpio_bit; | |
248 | } | |
249 | goto set_pwer; | |
250 | } | |
251 | ||
252 | if (irq == IRQ_RTCAlrm) { | |
253 | mask = PWER_RTC; | |
254 | goto set_pwer; | |
255 | } | |
256 | ||
257 | return -EINVAL; | |
258 | ||
259 | set_pwer: | |
260 | if (on) | |
261 | PWER |= mask; | |
262 | else | |
263 | PWER &=~mask; | |
264 | ||
265 | return 0; | |
266 | } | |
267 | ||
cd49104d EM |
268 | void __init pxa25x_init_irq(void) |
269 | { | |
b9e25ace | 270 | pxa_init_irq(32, pxa25x_set_wake); |
271 | pxa_init_gpio(85, pxa25x_set_wake); | |
cd49104d EM |
272 | } |
273 | ||
34f3231f | 274 | static struct platform_device *pxa25x_devices[] __initdata = { |
e09d02e1 | 275 | &pxa_device_udc, |
e09d02e1 EM |
276 | &pxa_device_ffuart, |
277 | &pxa_device_btuart, | |
278 | &pxa_device_stuart, | |
e09d02e1 | 279 | &pxa_device_i2s, |
e09d02e1 | 280 | &pxa_device_rtc, |
d8e0db11 | 281 | &pxa25x_device_ssp, |
282 | &pxa25x_device_nssp, | |
283 | &pxa25x_device_assp, | |
34f3231f RK |
284 | }; |
285 | ||
c0165504 | 286 | static struct sys_device pxa25x_sysdev[] = { |
287 | { | |
288 | .cls = &pxa_irq_sysclass, | |
16dfdbf0 | 289 | }, { |
290 | .cls = &pxa_gpio_sysclass, | |
c0165504 | 291 | }, |
292 | }; | |
293 | ||
e176bb05 RK |
294 | static int __init pxa25x_init(void) |
295 | { | |
c0165504 | 296 | int i, ret = 0; |
f53f066c | 297 | |
e01dbdb4 DB |
298 | /* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */ |
299 | if (cpu_is_pxa25x()) | |
300 | clks_register(&pxa25x_hwuart_clk, 1); | |
301 | ||
e176bb05 | 302 | if (cpu_is_pxa21x() || cpu_is_pxa25x()) { |
a6dba20c RK |
303 | clks_register(pxa25x_clks, ARRAY_SIZE(pxa25x_clks)); |
304 | ||
f53f066c EM |
305 | if ((ret = pxa_init_dma(16))) |
306 | return ret; | |
f79299ca | 307 | |
711be5cc | 308 | pxa25x_init_pm(); |
f79299ca | 309 | |
c0165504 | 310 | for (i = 0; i < ARRAY_SIZE(pxa25x_sysdev); i++) { |
311 | ret = sysdev_register(&pxa25x_sysdev[i]); | |
312 | if (ret) | |
313 | pr_err("failed to register sysdev[%d]\n", i); | |
314 | } | |
315 | ||
34f3231f RK |
316 | ret = platform_add_devices(pxa25x_devices, |
317 | ARRAY_SIZE(pxa25x_devices)); | |
c0165504 | 318 | if (ret) |
319 | return ret; | |
e176bb05 | 320 | } |
c0165504 | 321 | |
34f3231f RK |
322 | /* Only add HWUART for PXA255/26x; PXA210/250/27x do not have it. */ |
323 | if (cpu_is_pxa25x()) | |
e09d02e1 | 324 | ret = platform_device_register(&pxa_device_hwuart); |
34f3231f RK |
325 | |
326 | return ret; | |
e176bb05 RK |
327 | } |
328 | ||
329 | subsys_initcall(pxa25x_init); |