Commit | Line | Data |
---|---|---|
ee8c9571 CM |
1 | /* |
2 | * arch/arm/mach-realview/include/mach/irqs-pb1176.h | |
3 | * | |
4 | * Copyright (C) 2008 ARM Limited | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, | |
18 | * MA 02110-1301, USA. | |
19 | */ | |
20 | ||
21 | #ifndef __MACH_IRQS_PB1176_H | |
22 | #define __MACH_IRQS_PB1176_H | |
23 | ||
24 | #define IRQ_DC1176_GIC_START 32 | |
25 | #define IRQ_PB1176_GIC_START 64 | |
26 | ||
27 | /* | |
28 | * ARM1176 DevChip interrupt sources (primary GIC) | |
29 | */ | |
30 | #define IRQ_DC1176_WATCHDOG (IRQ_DC1176_GIC_START + 0) /* Watchdog timer */ | |
31 | #define IRQ_DC1176_SOFTINT (IRQ_DC1176_GIC_START + 1) /* Software interrupt */ | |
32 | #define IRQ_DC1176_COMMRx (IRQ_DC1176_GIC_START + 2) /* Debug Comm Rx interrupt */ | |
33 | #define IRQ_DC1176_COMMTx (IRQ_DC1176_GIC_START + 3) /* Debug Comm Tx interrupt */ | |
3081e43b | 34 | #define IRQ_DC1176_CORE_PMU (IRQ_DC1176_GIC_START + 7) /* Core PMU interrupt */ |
ee8c9571 CM |
35 | #define IRQ_DC1176_TIMER0 (IRQ_DC1176_GIC_START + 8) /* Timer 0 */ |
36 | #define IRQ_DC1176_TIMER1 (IRQ_DC1176_GIC_START + 9) /* Timer 1 */ | |
37 | #define IRQ_DC1176_TIMER2 (IRQ_DC1176_GIC_START + 10) /* Timer 2 */ | |
38 | #define IRQ_DC1176_APC (IRQ_DC1176_GIC_START + 11) | |
39 | #define IRQ_DC1176_IEC (IRQ_DC1176_GIC_START + 12) | |
40 | #define IRQ_DC1176_L2CC (IRQ_DC1176_GIC_START + 13) | |
41 | #define IRQ_DC1176_RTC (IRQ_DC1176_GIC_START + 14) | |
42 | #define IRQ_DC1176_CLCD (IRQ_DC1176_GIC_START + 15) /* CLCD controller */ | |
d6ada860 | 43 | #define IRQ_DC1176_SSP (IRQ_DC1176_GIC_START + 17) /* SSP port */ |
ee8c9571 CM |
44 | #define IRQ_DC1176_UART0 (IRQ_DC1176_GIC_START + 18) /* UART 0 on development chip */ |
45 | #define IRQ_DC1176_UART1 (IRQ_DC1176_GIC_START + 19) /* UART 1 on development chip */ | |
46 | #define IRQ_DC1176_UART2 (IRQ_DC1176_GIC_START + 20) /* UART 2 on development chip */ | |
47 | #define IRQ_DC1176_UART3 (IRQ_DC1176_GIC_START + 21) /* UART 3 on development chip */ | |
48 | ||
49 | #define IRQ_DC1176_PB_IRQ2 (IRQ_DC1176_GIC_START + 30) /* tile GIC */ | |
50 | #define IRQ_DC1176_PB_IRQ1 (IRQ_DC1176_GIC_START + 31) /* main GIC */ | |
51 | ||
52 | /* | |
53 | * RealView PB1176 interrupt sources (secondary GIC) | |
54 | */ | |
55 | #define IRQ_PB1176_MMCI0A (IRQ_PB1176_GIC_START + 1) /* Multimedia Card 0A */ | |
56 | #define IRQ_PB1176_MMCI0B (IRQ_PB1176_GIC_START + 2) /* Multimedia Card 0A */ | |
57 | #define IRQ_PB1176_KMI0 (IRQ_PB1176_GIC_START + 3) /* Keyboard/Mouse port 0 */ | |
58 | #define IRQ_PB1176_KMI1 (IRQ_PB1176_GIC_START + 4) /* Keyboard/Mouse port 1 */ | |
59 | #define IRQ_PB1176_SCI (IRQ_PB1176_GIC_START + 5) | |
60 | #define IRQ_PB1176_UART4 (IRQ_PB1176_GIC_START + 6) /* UART 4 on baseboard */ | |
61 | #define IRQ_PB1176_CHARLCD (IRQ_PB1176_GIC_START + 7) /* Character LCD */ | |
62 | #define IRQ_PB1176_GPIO1 (IRQ_PB1176_GIC_START + 8) | |
63 | #define IRQ_PB1176_GPIO2 (IRQ_PB1176_GIC_START + 9) | |
64 | #define IRQ_PB1176_ETH (IRQ_PB1176_GIC_START + 10) /* Ethernet controller */ | |
65 | #define IRQ_PB1176_USB (IRQ_PB1176_GIC_START + 11) /* USB controller */ | |
66 | ||
67 | #define IRQ_PB1176_PISMO (IRQ_PB1176_GIC_START + 16) | |
68 | ||
69 | #define IRQ_PB1176_AACI (IRQ_PB1176_GIC_START + 19) /* Audio Codec */ | |
70 | ||
71 | #define IRQ_PB1176_TIMER0_1 (IRQ_PB1176_GIC_START + 22) | |
72 | #define IRQ_PB1176_TIMER2_3 (IRQ_PB1176_GIC_START + 23) | |
73 | #define IRQ_PB1176_DMAC (IRQ_PB1176_GIC_START + 24) /* DMA controller */ | |
74 | #define IRQ_PB1176_RTC (IRQ_PB1176_GIC_START + 25) /* Real Time Clock */ | |
75 | ||
76 | #define IRQ_PB1176_GPIO0 -1 | |
ee8c9571 CM |
77 | #define IRQ_PB1176_SCTL -1 |
78 | ||
79 | #define NR_GIC_PB1176 2 | |
80 | ||
81 | /* | |
82 | * Only define NR_IRQS if less than NR_IRQS_PB1176 | |
83 | */ | |
84 | #define NR_IRQS_PB1176 (IRQ_DC1176_GIC_START + 96) | |
85 | ||
86 | #if defined(CONFIG_MACH_REALVIEW_PB1176) | |
87 | ||
88 | #if !defined(NR_IRQS) || (NR_IRQS < NR_IRQS_PB1176) | |
89 | #undef NR_IRQS | |
90 | #define NR_IRQS NR_IRQS_PB1176 | |
91 | #endif | |
92 | ||
93 | #if !defined(MAX_GIC_NR) || (MAX_GIC_NR < NR_GIC_PB1176) | |
94 | #undef MAX_GIC_NR | |
95 | #define MAX_GIC_NR NR_GIC_PB1176 | |
96 | #endif | |
97 | ||
98 | #endif /* CONFIG_MACH_REALVIEW_PB1176 */ | |
99 | ||
100 | #endif /* __MACH_IRQS_PB1176_H */ |