Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* linux/arch/arm/mach-s3c2410/s3c2410.c |
2 | * | |
3 | * Copyright (c) 2003-2005 Simtec Electronics | |
4 | * Ben Dooks <ben@simtec.co.uk> | |
5 | * | |
6 | * http://www.simtec.co.uk/products/EB2410ITX/ | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
1da177e4 LT |
11 | */ |
12 | ||
13 | #include <linux/kernel.h> | |
14 | #include <linux/types.h> | |
15 | #include <linux/interrupt.h> | |
16 | #include <linux/list.h> | |
17 | #include <linux/timer.h> | |
18 | #include <linux/init.h> | |
1ec7269f | 19 | #include <linux/gpio.h> |
e425382e | 20 | #include <linux/clk.h> |
4a858cfc | 21 | #include <linux/device.h> |
bb072c3c | 22 | #include <linux/syscore_ops.h> |
b6d1f542 | 23 | #include <linux/serial_core.h> |
d052d1be | 24 | #include <linux/platform_device.h> |
fced80c7 | 25 | #include <linux/io.h> |
1da177e4 LT |
26 | |
27 | #include <asm/mach/arch.h> | |
28 | #include <asm/mach/map.h> | |
29 | #include <asm/mach/irq.h> | |
30 | ||
a09e64fb | 31 | #include <mach/hardware.h> |
1da177e4 | 32 | #include <asm/irq.h> |
9f97da78 | 33 | #include <asm/system_misc.h> |
1da177e4 | 34 | |
e425382e BD |
35 | #include <plat/cpu-freq.h> |
36 | ||
a09e64fb | 37 | #include <mach/regs-clock.h> |
a2b7ba9c | 38 | #include <plat/regs-serial.h> |
1da177e4 | 39 | |
a2b7ba9c BD |
40 | #include <plat/s3c2410.h> |
41 | #include <plat/cpu.h> | |
42 | #include <plat/devs.h> | |
d5120ae7 | 43 | #include <plat/clock.h> |
e24b864a | 44 | #include <plat/pll.h> |
bb072c3c | 45 | #include <plat/pm.h> |
b27b0727 | 46 | #include <plat/watchdog-reset.h> |
1da177e4 | 47 | |
1ec7269f BD |
48 | #include <plat/gpio-core.h> |
49 | #include <plat/gpio-cfg.h> | |
50 | #include <plat/gpio-cfg-helpers.h> | |
51 | ||
d8fdec16 HS |
52 | #include "common.h" |
53 | ||
1da177e4 LT |
54 | /* Initial IO mappings */ |
55 | ||
56 | static struct map_desc s3c2410_iodesc[] __initdata = { | |
1da177e4 | 57 | IODESC_ENT(CLKPWR), |
1da177e4 | 58 | IODESC_ENT(TIMER), |
62ee914e | 59 | IODESC_ENT(WATCHDOG), |
1da177e4 LT |
60 | }; |
61 | ||
1da177e4 LT |
62 | /* our uart devices */ |
63 | ||
1da177e4 LT |
64 | /* uart registration process */ |
65 | ||
66 | void __init s3c2410_init_uarts(struct s3c2410_uartcfg *cfg, int no) | |
67 | { | |
66a9b49a | 68 | s3c24xx_init_uartdevs("s3c2410-uart", s3c2410_uart_resources, cfg, no); |
1da177e4 LT |
69 | } |
70 | ||
71 | /* s3c2410_map_io | |
72 | * | |
73 | * register the standard cpu IO areas, and any passed in from the | |
74 | * machine specific initialisation. | |
75 | */ | |
76 | ||
74b265d4 | 77 | void __init s3c2410_map_io(void) |
1da177e4 | 78 | { |
782d8a3c KK |
79 | s3c24xx_gpiocfg_default.set_pull = s3c24xx_gpio_setpull_1up; |
80 | s3c24xx_gpiocfg_default.get_pull = s3c24xx_gpio_getpull_1up; | |
1ec7269f | 81 | |
1da177e4 | 82 | iotable_init(s3c2410_iodesc, ARRAY_SIZE(s3c2410_iodesc)); |
1da177e4 LT |
83 | } |
84 | ||
e425382e | 85 | void __init_or_cpufreq s3c2410_setup_clocks(void) |
1da177e4 | 86 | { |
e425382e | 87 | struct clk *xtal_clk; |
1da177e4 | 88 | unsigned long tmp; |
e425382e | 89 | unsigned long xtal; |
1da177e4 LT |
90 | unsigned long fclk; |
91 | unsigned long hclk; | |
92 | unsigned long pclk; | |
93 | ||
e425382e BD |
94 | xtal_clk = clk_get(NULL, "xtal"); |
95 | xtal = clk_get_rate(xtal_clk); | |
96 | clk_put(xtal_clk); | |
97 | ||
1da177e4 LT |
98 | /* now we've got our machine bits initialised, work out what |
99 | * clocks we've got */ | |
100 | ||
e24b864a | 101 | fclk = s3c24xx_get_pll(__raw_readl(S3C2410_MPLLCON), xtal); |
1da177e4 LT |
102 | |
103 | tmp = __raw_readl(S3C2410_CLKDIVN); | |
104 | ||
105 | /* work out clock scalings */ | |
106 | ||
107 | hclk = fclk / ((tmp & S3C2410_CLKDIVN_HDIVN) ? 2 : 1); | |
108 | pclk = hclk / ((tmp & S3C2410_CLKDIVN_PDIVN) ? 2 : 1); | |
109 | ||
110 | /* print brieft summary of clocks, etc */ | |
111 | ||
112 | printk("S3C2410: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n", | |
113 | print_mhz(fclk), print_mhz(hclk), print_mhz(pclk)); | |
114 | ||
115 | /* initialise the clocks here, to allow other things like the | |
116 | * console to use them | |
117 | */ | |
118 | ||
e425382e BD |
119 | s3c24xx_setup_clocks(fclk, hclk, pclk); |
120 | } | |
121 | ||
ad787595 BD |
122 | /* fake ARMCLK for use with cpufreq, etc. */ |
123 | ||
124 | static struct clk s3c2410_armclk = { | |
125 | .name = "armclk", | |
126 | .parent = &clk_f, | |
127 | .id = -1, | |
128 | }; | |
129 | ||
0cfb26e1 TA |
130 | static struct clk_lookup s3c2410_clk_lookup[] = { |
131 | CLKDEV_INIT(NULL, "clk_uart_baud0", &clk_p), | |
132 | CLKDEV_INIT(NULL, "clk_uart_baud1", &s3c24xx_uclk), | |
133 | }; | |
134 | ||
e425382e BD |
135 | void __init s3c2410_init_clocks(int xtal) |
136 | { | |
137 | s3c24xx_register_baseclocks(xtal); | |
138 | s3c2410_setup_clocks(); | |
99c13853 | 139 | s3c2410_baseclk_add(); |
ad787595 | 140 | s3c24xx_register_clock(&s3c2410_armclk); |
0cfb26e1 | 141 | clkdev_add_table(s3c2410_clk_lookup, ARRAY_SIZE(s3c2410_clk_lookup)); |
1da177e4 LT |
142 | } |
143 | ||
4a858cfc | 144 | struct bus_type s3c2410_subsys = { |
af5ca3f4 | 145 | .name = "s3c2410-core", |
4a858cfc | 146 | .dev_name = "s3c2410-core", |
a341305e BD |
147 | }; |
148 | ||
f0176794 | 149 | /* Note, we would have liked to name this s3c2410-core, but we cannot |
4a858cfc | 150 | * register two subsystems with the same name. |
f0176794 | 151 | */ |
4a858cfc | 152 | struct bus_type s3c2410a_subsys = { |
f0176794 | 153 | .name = "s3c2410a-core", |
4a858cfc | 154 | .dev_name = "s3c2410a-core", |
f0176794 BD |
155 | }; |
156 | ||
4a858cfc KS |
157 | static struct device s3c2410_dev = { |
158 | .bus = &s3c2410_subsys, | |
a341305e BD |
159 | }; |
160 | ||
4a858cfc | 161 | /* need to register the subsystem before we actually register the device, and |
a341305e | 162 | * we also need to ensure that it has been initialised before any of the |
6db3eee4 | 163 | * drivers even try to use it (even if not on an s3c2410 based system) |
a341305e BD |
164 | * as a driver which may support both 2410 and 2440 may try and use it. |
165 | */ | |
166 | ||
167 | static int __init s3c2410_core_init(void) | |
168 | { | |
4a858cfc | 169 | return subsys_system_register(&s3c2410_subsys, NULL); |
a341305e BD |
170 | } |
171 | ||
172 | core_initcall(s3c2410_core_init); | |
173 | ||
f0176794 BD |
174 | static int __init s3c2410a_core_init(void) |
175 | { | |
4a858cfc | 176 | return subsys_system_register(&s3c2410a_subsys, NULL); |
f0176794 BD |
177 | } |
178 | ||
179 | core_initcall(s3c2410a_core_init); | |
180 | ||
1da177e4 LT |
181 | int __init s3c2410_init(void) |
182 | { | |
183 | printk("S3C2410: Initialising architecture\n"); | |
184 | ||
fb630b9f | 185 | #ifdef CONFIG_PM |
bb072c3c RW |
186 | register_syscore_ops(&s3c2410_pm_syscore_ops); |
187 | register_syscore_ops(&s3c24xx_irq_syscore_ops); | |
d8fdec16 | 188 | #endif |
bb072c3c | 189 | |
4a858cfc | 190 | return device_register(&s3c2410_dev); |
1da177e4 | 191 | } |
f0176794 BD |
192 | |
193 | int __init s3c2410a_init(void) | |
194 | { | |
4a858cfc | 195 | s3c2410_dev.bus = &s3c2410a_subsys; |
f0176794 BD |
196 | return s3c2410_init(); |
197 | } | |
b27b0727 KK |
198 | |
199 | void s3c2410_restart(char mode, const char *cmd) | |
200 | { | |
201 | if (mode == 's') { | |
202 | soft_restart(0); | |
203 | } | |
204 | ||
205 | arch_wdt_reset(); | |
206 | ||
207 | /* we'll take a jump through zero as a poor second */ | |
208 | soft_restart(0); | |
209 | } |