ARM: SAMSUNG: local regs-srom header in mach-exynos
[deliverable/linux.git] / arch / arm / mach-s3c24xx / s3c2443.c
CommitLineData
e4d06e39
BD
1/* linux/arch/arm/mach-s3c2443/s3c2443.c
2 *
3 * Copyright (c) 2007 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * Samsung S3C2443 Mobile CPU support
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11*/
12
13#include <linux/kernel.h>
14#include <linux/types.h>
15#include <linux/interrupt.h>
16#include <linux/list.h>
17#include <linux/timer.h>
18#include <linux/init.h>
0536d0d0 19#include <linux/gpio.h>
e4d06e39
BD
20#include <linux/platform_device.h>
21#include <linux/serial_core.h>
4a858cfc 22#include <linux/device.h>
e4d06e39 23#include <linux/clk.h>
fced80c7 24#include <linux/io.h>
7b6d864b 25#include <linux/reboot.h>
e4d06e39
BD
26
27#include <asm/mach/arch.h>
28#include <asm/mach/map.h>
29#include <asm/mach/irq.h>
30
a09e64fb 31#include <mach/hardware.h>
b0161caa 32#include <mach/gpio-samsung.h>
e4d06e39 33#include <asm/irq.h>
9f97da78 34#include <asm/system_misc.h>
e4d06e39 35
a09e64fb 36#include <mach/regs-s3c2443-clock.h>
d93c3ba9 37#include <mach/rtc-core.h>
e4d06e39 38
0536d0d0
YK
39#include <plat/gpio-core.h>
40#include <plat/gpio-cfg.h>
41#include <plat/gpio-cfg-helpers.h>
a2b7ba9c
BD
42#include <plat/devs.h>
43#include <plat/cpu.h>
eb42b044 44#include <plat/fb-core.h>
ef3f2dd4 45#include <plat/nand-core.h>
6247cea2 46#include <plat/adc-core.h>
308b3afb 47#include <plat/spi-core.h>
e4d06e39
BD
48
49static struct map_desc s3c2443_iodesc[] __initdata = {
50 IODESC_ENT(WATCHDOG),
51 IODESC_ENT(CLKPWR),
52 IODESC_ENT(TIMER),
53};
54
4a858cfc 55struct bus_type s3c2443_subsys = {
af5ca3f4 56 .name = "s3c2443-core",
4a858cfc 57 .dev_name = "s3c2443-core",
e4d06e39
BD
58};
59
4a858cfc
KS
60static struct device s3c2443_dev = {
61 .bus = &s3c2443_subsys,
e4d06e39
BD
62};
63
64int __init s3c2443_init(void)
65{
66 printk("S3C2443: Initialising architecture\n");
67
ef3f2dd4 68 s3c_nand_setname("s3c2412-nand");
eb42b044 69 s3c_fb_setname("s3c2443-fb");
d9c0ebbd 70
6247cea2 71 s3c_adc_setname("s3c2443-adc");
b2994d31 72 s3c_rtc_setname("s3c2443-rtc");
6247cea2 73
7e966f3c
BD
74 /* change WDT IRQ number */
75 s3c_device_wdt.resource[1].start = IRQ_S3C2443_WDT;
76 s3c_device_wdt.resource[1].end = IRQ_S3C2443_WDT;
77
4a858cfc 78 return device_register(&s3c2443_dev);
e4d06e39
BD
79}
80
81void __init s3c2443_init_uarts(struct s3c2410_uartcfg *cfg, int no)
82{
83 s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
84}
85
86/* s3c2443_map_io
87 *
88 * register the standard cpu IO areas, and any passed in from the
89 * machine specific initialisation.
90 */
91
74b265d4 92void __init s3c2443_map_io(void)
e4d06e39 93{
782d8a3c
KK
94 s3c24xx_gpiocfg_default.set_pull = s3c2443_gpio_setpull;
95 s3c24xx_gpiocfg_default.get_pull = s3c2443_gpio_getpull;
0536d0d0 96
308b3afb
HS
97 /* initialize device information early */
98 s3c64xx_spi_setname("s3c2443-spi");
99
e4d06e39 100 iotable_init(s3c2443_iodesc, ARRAY_SIZE(s3c2443_iodesc));
e4d06e39
BD
101}
102
4a858cfc 103/* need to register the subsystem before we actually register the device, and
e4d06e39
BD
104 * we also need to ensure that it has been initialised before any of the
105 * drivers even try to use it (even if not on an s3c2443 based system)
106 * as a driver which may support both 2443 and 2440 may try and use it.
107*/
108
109static int __init s3c2443_core_init(void)
110{
4a858cfc 111 return subsys_system_register(&s3c2443_subsys, NULL);
e4d06e39
BD
112}
113
114core_initcall(s3c2443_core_init);
This page took 0.663564 seconds and 5 git commands to generate.