Commit | Line | Data |
---|---|---|
a21765a7 | 1 | /* linux/arch/arm/plat-s3c24xx/s3c244x.c |
96ce2385 BD |
2 | * |
3 | * Copyright (c) 2004-2006 Simtec Electronics | |
4 | * Ben Dooks <ben@simtec.co.uk> | |
5 | * | |
e4d06e39 | 6 | * Samsung S3C2440 and S3C2442 Mobile CPU support (not S3C2443) |
96ce2385 BD |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
13 | #include <linux/kernel.h> | |
14 | #include <linux/types.h> | |
15 | #include <linux/interrupt.h> | |
16 | #include <linux/list.h> | |
17 | #include <linux/timer.h> | |
18 | #include <linux/init.h> | |
b6d1f542 | 19 | #include <linux/serial_core.h> |
96ce2385 | 20 | #include <linux/platform_device.h> |
4a858cfc | 21 | #include <linux/device.h> |
bb072c3c | 22 | #include <linux/syscore_ops.h> |
96ce2385 | 23 | #include <linux/clk.h> |
fced80c7 | 24 | #include <linux/io.h> |
96ce2385 | 25 | |
9f97da78 | 26 | #include <asm/system_misc.h> |
96ce2385 BD |
27 | #include <asm/mach/arch.h> |
28 | #include <asm/mach/map.h> | |
29 | #include <asm/mach/irq.h> | |
30 | ||
a09e64fb | 31 | #include <mach/hardware.h> |
96ce2385 BD |
32 | #include <asm/irq.h> |
33 | ||
e425382e BD |
34 | #include <plat/cpu-freq.h> |
35 | ||
a09e64fb | 36 | #include <mach/regs-clock.h> |
a2b7ba9c | 37 | #include <plat/regs-serial.h> |
a09e64fb | 38 | #include <mach/regs-gpio.h> |
a09e64fb | 39 | #include <mach/regs-dsc.h> |
96ce2385 | 40 | |
a2b7ba9c | 41 | #include <plat/s3c2410.h> |
58bac7b8 | 42 | #include <plat/s3c244x.h> |
d5120ae7 | 43 | #include <plat/clock.h> |
a2b7ba9c BD |
44 | #include <plat/devs.h> |
45 | #include <plat/cpu.h> | |
46 | #include <plat/pm.h> | |
e24b864a | 47 | #include <plat/pll.h> |
ef3f2dd4 | 48 | #include <plat/nand-core.h> |
c1ba544f | 49 | #include <plat/watchdog-reset.h> |
96ce2385 BD |
50 | |
51 | static struct map_desc s3c244x_iodesc[] __initdata = { | |
52 | IODESC_ENT(CLKPWR), | |
53 | IODESC_ENT(TIMER), | |
54 | IODESC_ENT(WATCHDOG), | |
96ce2385 BD |
55 | }; |
56 | ||
57 | /* uart initialisation */ | |
58 | ||
59 | void __init s3c244x_init_uarts(struct s3c2410_uartcfg *cfg, int no) | |
60 | { | |
61 | s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no); | |
62 | } | |
63 | ||
74b265d4 | 64 | void __init s3c244x_map_io(void) |
96ce2385 BD |
65 | { |
66 | /* register our io-tables */ | |
67 | ||
68 | iotable_init(s3c244x_iodesc, ARRAY_SIZE(s3c244x_iodesc)); | |
96ce2385 BD |
69 | |
70 | /* rename any peripherals used differing from the s3c2410 */ | |
71 | ||
90239bbd | 72 | s3c_device_sdi.name = "s3c2440-sdi"; |
3e1b776c | 73 | s3c_device_i2c0.name = "s3c2440-i2c"; |
ef3f2dd4 | 74 | s3c_nand_setname("s3c2440-nand"); |
ce8877b5 | 75 | s3c_device_ts.name = "s3c2440-ts"; |
b8ccca4a | 76 | s3c_device_usbgadget.name = "s3c2440-usbgadget"; |
96ce2385 BD |
77 | } |
78 | ||
e425382e | 79 | void __init_or_cpufreq s3c244x_setup_clocks(void) |
96ce2385 | 80 | { |
e425382e | 81 | struct clk *xtal_clk; |
96ce2385 BD |
82 | unsigned long clkdiv; |
83 | unsigned long camdiv; | |
e425382e | 84 | unsigned long xtal; |
96ce2385 BD |
85 | unsigned long hclk, fclk, pclk; |
86 | int hdiv = 1; | |
87 | ||
e425382e BD |
88 | xtal_clk = clk_get(NULL, "xtal"); |
89 | xtal = clk_get_rate(xtal_clk); | |
90 | clk_put(xtal_clk); | |
96ce2385 | 91 | |
e24b864a | 92 | fclk = s3c24xx_get_pll(__raw_readl(S3C2410_MPLLCON), xtal) * 2; |
96ce2385 BD |
93 | |
94 | clkdiv = __raw_readl(S3C2410_CLKDIVN); | |
95 | camdiv = __raw_readl(S3C2440_CAMDIVN); | |
96 | ||
97 | /* work out clock scalings */ | |
98 | ||
99 | switch (clkdiv & S3C2440_CLKDIVN_HDIVN_MASK) { | |
100 | case S3C2440_CLKDIVN_HDIVN_1: | |
101 | hdiv = 1; | |
102 | break; | |
103 | ||
104 | case S3C2440_CLKDIVN_HDIVN_2: | |
105 | hdiv = 2; | |
106 | break; | |
107 | ||
108 | case S3C2440_CLKDIVN_HDIVN_4_8: | |
109 | hdiv = (camdiv & S3C2440_CAMDIVN_HCLK4_HALF) ? 8 : 4; | |
110 | break; | |
111 | ||
112 | case S3C2440_CLKDIVN_HDIVN_3_6: | |
113 | hdiv = (camdiv & S3C2440_CAMDIVN_HCLK3_HALF) ? 6 : 3; | |
114 | break; | |
115 | } | |
116 | ||
117 | hclk = fclk / hdiv; | |
e425382e | 118 | pclk = hclk / ((clkdiv & S3C2440_CLKDIVN_PDIVN) ? 2 : 1); |
96ce2385 BD |
119 | |
120 | /* print brief summary of clocks, etc */ | |
121 | ||
122 | printk("S3C244X: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n", | |
123 | print_mhz(fclk), print_mhz(hclk), print_mhz(pclk)); | |
124 | ||
e425382e BD |
125 | s3c24xx_setup_clocks(fclk, hclk, pclk); |
126 | } | |
127 | ||
128 | void __init s3c244x_init_clocks(int xtal) | |
129 | { | |
96ce2385 BD |
130 | /* initialise the clocks here, to allow other things like the |
131 | * console to use them, and to add new ones after the initialisation | |
132 | */ | |
133 | ||
e425382e BD |
134 | s3c24xx_register_baseclocks(xtal); |
135 | s3c244x_setup_clocks(); | |
99c13853 | 136 | s3c2410_baseclk_add(); |
96ce2385 BD |
137 | } |
138 | ||
4a858cfc | 139 | /* Since the S3C2442 and S3C2440 share items, put both subsystems here */ |
96ce2385 | 140 | |
4a858cfc | 141 | struct bus_type s3c2440_subsys = { |
af5ca3f4 | 142 | .name = "s3c2440-core", |
4a858cfc | 143 | .dev_name = "s3c2440-core", |
96ce2385 BD |
144 | }; |
145 | ||
4a858cfc | 146 | struct bus_type s3c2442_subsys = { |
af5ca3f4 | 147 | .name = "s3c2442-core", |
4a858cfc | 148 | .dev_name = "s3c2442-core", |
96ce2385 BD |
149 | }; |
150 | ||
4a858cfc | 151 | /* need to register the subsystem before we actually register the device, and |
96ce2385 BD |
152 | * we also need to ensure that it has been initialised before any of the |
153 | * drivers even try to use it (even if not on an s3c2440 based system) | |
154 | * as a driver which may support both 2410 and 2440 may try and use it. | |
155 | */ | |
156 | ||
157 | static int __init s3c2440_core_init(void) | |
158 | { | |
4a858cfc | 159 | return subsys_system_register(&s3c2440_subsys, NULL); |
96ce2385 BD |
160 | } |
161 | ||
162 | core_initcall(s3c2440_core_init); | |
163 | ||
164 | static int __init s3c2442_core_init(void) | |
165 | { | |
4a858cfc | 166 | return subsys_system_register(&s3c2442_subsys, NULL); |
96ce2385 BD |
167 | } |
168 | ||
169 | core_initcall(s3c2442_core_init); | |
bb072c3c RW |
170 | |
171 | ||
172 | #ifdef CONFIG_PM | |
173 | static struct sleep_save s3c244x_sleep[] = { | |
174 | SAVE_ITEM(S3C2440_DSC0), | |
175 | SAVE_ITEM(S3C2440_DSC1), | |
176 | SAVE_ITEM(S3C2440_GPJDAT), | |
177 | SAVE_ITEM(S3C2440_GPJCON), | |
178 | SAVE_ITEM(S3C2440_GPJUP) | |
179 | }; | |
180 | ||
181 | static int s3c244x_suspend(void) | |
182 | { | |
183 | s3c_pm_do_save(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep)); | |
184 | return 0; | |
185 | } | |
186 | ||
187 | static void s3c244x_resume(void) | |
188 | { | |
189 | s3c_pm_do_restore(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep)); | |
190 | } | |
191 | #else | |
192 | #define s3c244x_suspend NULL | |
193 | #define s3c244x_resume NULL | |
194 | #endif | |
195 | ||
196 | struct syscore_ops s3c244x_pm_syscore_ops = { | |
197 | .suspend = s3c244x_suspend, | |
198 | .resume = s3c244x_resume, | |
199 | }; | |
c1ba544f HS |
200 | |
201 | void s3c244x_restart(char mode, const char *cmd) | |
202 | { | |
203 | if (mode == 's') | |
204 | soft_restart(0); | |
205 | ||
206 | arch_wdt_reset(); | |
207 | ||
208 | /* we'll take a jump through zero as a poor second */ | |
209 | soft_restart(0); | |
48546cc0 | 210 | } |