Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6
[deliverable/linux.git] / arch / arm / mach-shmobile / board-mackerel.c
CommitLineData
920adc75
KM
1/*
2 * mackerel board support
3 *
4 * Copyright (C) 2010 Renesas Solutions Corp.
5 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * based on ap4evb
8 * Copyright (C) 2010 Magnus Damm
9 * Copyright (C) 2008 Yoshihiro Shimoda
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; version 2 of the License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
23 */
12c4309b 24#include <linux/delay.h>
920adc75
KM
25#include <linux/kernel.h>
26#include <linux/init.h>
27#include <linux/interrupt.h>
28#include <linux/irq.h>
29#include <linux/platform_device.h>
30#include <linux/gpio.h>
31#include <linux/input.h>
32#include <linux/io.h>
1a44d72a 33#include <linux/i2c.h>
d44deb35 34#include <linux/leds.h>
6dff7da2
YG
35#include <linux/mfd/tmio.h>
36#include <linux/mmc/host.h>
41491b9a 37#include <linux/mmc/sh_mmcif.h>
17e75d82 38#include <linux/mmc/sh_mobile_sdhi.h>
920adc75
KM
39#include <linux/mtd/mtd.h>
40#include <linux/mtd/partitions.h>
41#include <linux/mtd/physmap.h>
2aab52e8 42#include <linux/mtd/sh_flctl.h>
b5e8d269 43#include <linux/pm_clock.h>
70ccb28d
GL
44#include <linux/regulator/fixed.h>
45#include <linux/regulator/machine.h>
2264c151 46#include <linux/smsc911x.h>
1a44d72a 47#include <linux/sh_intc.h>
cd8ab004 48#include <linux/tca6416_keypad.h>
66ee3bef 49#include <linux/usb/renesas_usbhs.h>
9b742024 50#include <linux/dma-mapping.h>
920adc75 51
12c4309b 52#include <video/sh_mobile_hdmi.h>
11fee467 53#include <video/sh_mobile_lcdc.h>
ae37c8de
MD
54#include <media/sh_mobile_ceu.h>
55#include <media/soc_camera.h>
56#include <media/soc_camera_platform.h>
1a44d72a 57#include <sound/sh_fsi.h>
af8a2fe1 58#include <sound/simple_card.h>
1a44d72a 59
920adc75 60#include <mach/common.h>
250a2723 61#include <mach/irqs.h>
920adc75
KM
62#include <mach/sh7372.h>
63
64#include <asm/mach/arch.h>
920adc75
KM
65#include <asm/mach-types.h>
66
66791859
RH
67#include "sh-gpio.h"
68
920adc75
KM
69/*
70 * Address Interface BusWidth note
71 * ------------------------------------------------------------------
72 * 0x0000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = ON
73 * 0x0800_0000 user area -
74 * 0x1000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = OFF
75 * 0x1400_0000 Ether (LAN9220) 16bit
76 * 0x1600_0000 user area - cannot use with NAND
77 * 0x1800_0000 user area -
78 * 0x1A00_0000 -
79 * 0x4000_0000 LPDDR2-SDRAM (POP) 32bit
80 */
81
4b82b689
KM
82/*
83 * CPU mode
84 *
85 * SW4 | Boot Area| Master | Remarks
86 * 1 | 2 | 3 | 4 | 5 | 6 | 8 | | Processor|
87 * ----+-----+-----+-----+-----+-----+-----+----------+----------+--------------
88 * ON | ON | OFF | ON | ON | OFF | OFF | External | System | External ROM
89 * ON | ON | ON | ON | ON | OFF | OFF | External | System | ROM Debug
90 * ON | ON | X | ON | OFF | OFF | OFF | Built-in | System | ROM Debug
91 * X | OFF | X | X | X | X | OFF | Built-in | System | MaskROM
92 * OFF | X | X | X | X | X | OFF | Built-in | System | MaskROM
93 * X | X | X | OFF | X | X | OFF | Built-in | System | MaskROM
94 * OFF | ON | OFF | X | X | OFF | ON | External | System | Standalone
95 * ON | OFF | OFF | X | X | OFF | ON | External | Realtime | Standalone
96*/
97
98/*
99 * NOR Flash ROM
100 *
101 * SW1 | SW2 | SW7 | NOR Flash ROM
102 * bit1 | bit1 bit2 | bit1 | Memory allocation
103 * ------+------------+------+------------------
104 * OFF | ON OFF | ON | Area 0
105 * OFF | ON OFF | OFF | Area 4
106 */
107
108/*
109 * SMSC 9220
110 *
111 * SW1 SMSC 9220
112 * -----------------------
113 * ON access disable
114 * OFF access enable
115 */
116
117/*
118 * NAND Flash ROM
119 *
120 * SW1 | SW2 | SW7 | NAND Flash ROM
121 * bit1 | bit1 bit2 | bit2 | Memory allocation
122 * ------+------------+------+------------------
123 * OFF | ON OFF | ON | FCE 0
124 * OFF | ON OFF | OFF | FCE 1
125 */
126
127/*
128 * External interrupt pin settings
129 *
130 * IRQX | pin setting | device | level
131 * ------+--------------------+--------------------+-------
132 * IRQ0 | ICR1A.IRQ0SA=0010 | SDHI2 card detect | Low
133 * IRQ6 | ICR1A.IRQ6SA=0011 | Ether(LAN9220) | High
e2a53b7c 134 * IRQ7 | ICR1A.IRQ7SA=0010 | LCD Touch Panel | Low
4b82b689
KM
135 * IRQ8 | ICR2A.IRQ8SA=0010 | MMC/SD card detect | Low
136 * IRQ9 | ICR2A.IRQ9SA=0010 | KEY(TCA6408) | Low
137 * IRQ21 | ICR4A.IRQ21SA=0011 | Sensor(ADXL345) | High
138 * IRQ22 | ICR4A.IRQ22SA=0011 | Sensor(AK8975) | High
25338f2e 139 */
4b82b689 140
25338f2e
KM
141/*
142 * USB
143 *
144 * USB0 : CN22 : Function
145 * USB1 : CN31 : Function/Host *1
146 *
147 * J30 (for CN31) *1
148 * ----------+---------------+-------------
149 * 1-2 short | VBUS 5V | Host
150 * open | external VBUS | Function
151 *
66ee3bef
KM
152 * CAUTION
153 *
154 * renesas_usbhs driver can use external interrupt mode
155 * (which come from USB-PHY) or autonomy mode (it use own interrupt)
156 * for detecting connection/disconnection when Function.
157 * USB will be power OFF while it has been disconnecting
158 * if external interrupt mode, and it is always power ON if autonomy mode,
159 *
160 * mackerel can not use external interrupt (IRQ7-PORT167) mode on "USB0",
161 * because Touchscreen is using IRQ7-PORT40.
162 * It is impossible to use IRQ7 demux on this board.
25338f2e 163 */
4b82b689 164
6dff7da2
YG
165/*
166 * SDHI0 (CN12)
167 *
168 * SW56 : OFF
169 *
170 */
171
172/* MMC /SDHI1 (CN7)
173 *
174 * I/O voltage : 1.8v
175 *
176 * Power voltage : 1.8v or 3.3v
41491b9a 177 * J22 : select power voltage *1
6dff7da2
YG
178 * 1-2 pin : 1.8v
179 * 2-3 pin : 3.3v
180 *
41491b9a
YG
181 * *1
182 * Please change J22 depends the card to be used.
183 * MMC's OCR field set to support either voltage for the card inserted.
184 *
6dff7da2
YG
185 * SW1 | SW33
186 * | bit1 | bit2 | bit3 | bit4
187 * -------------+------+------+------+-------
2150dace
SH
188 * MMC0 OFF | OFF | X | ON | X (Use MMCIF)
189 * SDHI1 OFF | ON | X | OFF | X (Use MFD_SH_MOBILE_SDHI)
6dff7da2
YG
190 *
191 */
192
193/*
194 * SDHI2 (CN23)
195 *
196 * microSD card sloct
197 *
198 */
199
6d9b7dd0
KM
200/*
201 * FSI - AK4642
202 *
203 * it needs amixer settings for playing
204 *
ffdfe2d5 205 * amixer set "Headphone Enable" on
6d9b7dd0
KM
206 */
207
70ccb28d
GL
208/* Fixed 3.3V and 1.8V regulators to be used by multiple devices */
209static struct regulator_consumer_supply fixed1v8_power_consumers[] =
1a44d72a 210{
70ccb28d
GL
211 /*
212 * J22 on mackerel switches mmcif.0 and sdhi.1 between 1.8V and 3.3V
213 * Since we cannot support both voltages, we support the default 1.8V
214 */
215 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.1"),
216 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.1"),
217 REGULATOR_SUPPLY("vmmc", "sh_mmcif.0"),
218 REGULATOR_SUPPLY("vqmmc", "sh_mmcif.0"),
219};
1a44d72a 220
70ccb28d 221static struct regulator_consumer_supply fixed3v3_power_consumers[] =
66ee3bef 222{
70ccb28d
GL
223 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"),
224 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"),
225 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.2"),
226 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.2"),
227};
66ee3bef 228
70ccb28d
GL
229/* Dummy supplies, where voltage doesn't matter */
230static struct regulator_consumer_supply dummy_supplies[] = {
231 REGULATOR_SUPPLY("vddvario", "smsc911x"),
232 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
233};
66ee3bef 234
920adc75
KM
235/* MTD */
236static struct mtd_partition nor_flash_partitions[] = {
237 {
238 .name = "loader",
239 .offset = 0x00000000,
240 .size = 512 * 1024,
241 .mask_flags = MTD_WRITEABLE,
242 },
243 {
244 .name = "bootenv",
245 .offset = MTDPART_OFS_APPEND,
246 .size = 512 * 1024,
247 .mask_flags = MTD_WRITEABLE,
248 },
249 {
250 .name = "kernel_ro",
251 .offset = MTDPART_OFS_APPEND,
252 .size = 8 * 1024 * 1024,
253 .mask_flags = MTD_WRITEABLE,
254 },
255 {
256 .name = "kernel",
257 .offset = MTDPART_OFS_APPEND,
258 .size = 8 * 1024 * 1024,
259 },
260 {
261 .name = "data",
262 .offset = MTDPART_OFS_APPEND,
263 .size = MTDPART_SIZ_FULL,
264 },
265};
266
267static struct physmap_flash_data nor_flash_data = {
268 .width = 2,
269 .parts = nor_flash_partitions,
270 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
271};
272
273static struct resource nor_flash_resources[] = {
274 [0] = {
487881c0
MD
275 .start = 0x20000000, /* CS0 shadow instead of regular CS0 */
276 .end = 0x28000000 - 1, /* needed by USB MASK ROM boot */
920adc75
KM
277 .flags = IORESOURCE_MEM,
278 }
279};
280
281static struct platform_device nor_flash_device = {
282 .name = "physmap-flash",
283 .dev = {
284 .platform_data = &nor_flash_data,
285 },
286 .num_resources = ARRAY_SIZE(nor_flash_resources),
287 .resource = nor_flash_resources,
288};
289
2264c151
KM
290/* SMSC */
291static struct resource smc911x_resources[] = {
292 {
293 .start = 0x14000000,
294 .end = 0x16000000 - 1,
295 .flags = IORESOURCE_MEM,
296 }, {
297 .start = evt2irq(0x02c0) /* IRQ6A */,
298 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
299 },
300};
301
302static struct smsc911x_platform_config smsc911x_info = {
303 .flags = SMSC911X_USE_16BIT | SMSC911X_SAVE_MAC_ADDRESS,
304 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
305 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
306};
307
308static struct platform_device smc911x_device = {
309 .name = "smsc911x",
310 .id = -1,
311 .num_resources = ARRAY_SIZE(smc911x_resources),
312 .resource = smc911x_resources,
313 .dev = {
314 .platform_data = &smsc911x_info,
315 },
316};
317
1c7fcbed
D
318/* MERAM */
319static struct sh_mobile_meram_info mackerel_meram_info = {
320 .addr_mode = SH_MOBILE_MERAM_MODE1,
321};
322
323static struct resource meram_resources[] = {
324 [0] = {
e71504d5 325 .name = "regs",
1c7fcbed 326 .start = 0xe8000000,
e71504d5
LP
327 .end = 0xe807ffff,
328 .flags = IORESOURCE_MEM,
329 },
330 [1] = {
331 .name = "meram",
332 .start = 0xe8080000,
1c7fcbed
D
333 .end = 0xe81fffff,
334 .flags = IORESOURCE_MEM,
335 },
336};
337
338static struct platform_device meram_device = {
339 .name = "sh_mobile_meram",
340 .id = 0,
341 .num_resources = ARRAY_SIZE(meram_resources),
342 .resource = meram_resources,
343 .dev = {
344 .platform_data = &mackerel_meram_info,
345 },
346};
347
11fee467
KM
348/* LCDC */
349static struct fb_videomode mackerel_lcdc_modes[] = {
350 {
351 .name = "WVGA Panel",
352 .xres = 800,
353 .yres = 480,
354 .left_margin = 220,
355 .right_margin = 110,
356 .hsync_len = 70,
357 .upper_margin = 20,
358 .lower_margin = 5,
359 .vsync_len = 5,
360 .sync = 0,
361 },
362};
363
018882aa 364static int mackerel_set_brightness(int brightness)
1fbdfcde
MD
365{
366 gpio_set_value(GPIO_PORT31, brightness);
367
368 return 0;
369}
370
c241a0e0 371static const struct sh_mobile_meram_cfg lcd_meram_cfg = {
1c7fcbed 372 .icb[0] = {
1c7fcbed
D
373 .meram_size = 0x40,
374 },
375 .icb[1] = {
1c7fcbed
D
376 .meram_size = 0x40,
377 },
378};
379
11fee467 380static struct sh_mobile_lcdc_info lcdc_info = {
1c7fcbed 381 .meram_dev = &mackerel_meram_info,
11fee467
KM
382 .clock_source = LCDC_CLK_BUS,
383 .ch[0] = {
384 .chan = LCDC_CHAN_MAINLCD,
edd153a3 385 .fourcc = V4L2_PIX_FMT_RGB565,
93ff2598
LP
386 .lcd_modes = mackerel_lcdc_modes,
387 .num_modes = ARRAY_SIZE(mackerel_lcdc_modes),
11fee467 388 .interface_type = RGB24,
2c34e939 389 .clock_divider = 3,
11fee467 390 .flags = 0,
afaad83b
LP
391 .panel_cfg = {
392 .width = 152,
393 .height = 91,
1fbdfcde
MD
394 },
395 .bl_info = {
396 .name = "sh_mobile_lcdc_bl",
397 .max_brightness = 1,
43059b0f 398 .set_brightness = mackerel_set_brightness,
1fbdfcde 399 },
1c7fcbed 400 .meram_cfg = &lcd_meram_cfg,
11fee467
KM
401 }
402};
403
404static struct resource lcdc_resources[] = {
405 [0] = {
406 .name = "LCDC",
407 .start = 0xfe940000,
408 .end = 0xfe943fff,
409 .flags = IORESOURCE_MEM,
410 },
411 [1] = {
412 .start = intcs_evt2irq(0x580),
413 .flags = IORESOURCE_IRQ,
414 },
415};
416
417static struct platform_device lcdc_device = {
418 .name = "sh_mobile_lcdc_fb",
419 .num_resources = ARRAY_SIZE(lcdc_resources),
420 .resource = lcdc_resources,
421 .dev = {
422 .platform_data = &lcdc_info,
423 .coherent_dma_mask = ~0,
424 },
425};
426
a1022adb 427/* HDMI */
a1022adb 428static struct sh_mobile_hdmi_info hdmi_info = {
a1022adb
LP
429 .flags = HDMI_SND_SRC_SPDIF,
430};
431
432static struct resource hdmi_resources[] = {
433 [0] = {
434 .name = "HDMI",
435 .start = 0xe6be0000,
436 .end = 0xe6be00ff,
437 .flags = IORESOURCE_MEM,
438 },
439 [1] = {
440 /* There's also an HDMI interrupt on INTCS @ 0x18e0 */
441 .start = evt2irq(0x17e0),
442 .flags = IORESOURCE_IRQ,
443 },
444};
445
446static struct platform_device hdmi_device = {
447 .name = "sh-mobile-hdmi",
448 .num_resources = ARRAY_SIZE(hdmi_resources),
449 .resource = hdmi_resources,
450 .id = -1,
451 .dev = {
452 .platform_data = &hdmi_info,
453 },
454};
455
c241a0e0 456static const struct sh_mobile_meram_cfg hdmi_meram_cfg = {
1c7fcbed 457 .icb[0] = {
1c7fcbed
D
458 .meram_size = 0x100,
459 },
460 .icb[1] = {
1c7fcbed
D
461 .meram_size = 0x100,
462 },
463};
a1022adb 464
12c4309b 465static struct sh_mobile_lcdc_info hdmi_lcdc_info = {
1c7fcbed 466 .meram_dev = &mackerel_meram_info,
12c4309b
KM
467 .clock_source = LCDC_CLK_EXTERNAL,
468 .ch[0] = {
469 .chan = LCDC_CHAN_MAINLCD,
edd153a3 470 .fourcc = V4L2_PIX_FMT_RGB565,
12c4309b
KM
471 .interface_type = RGB24,
472 .clock_divider = 1,
473 .flags = LCDC_FLAGS_DWPOL,
1c7fcbed 474 .meram_cfg = &hdmi_meram_cfg,
a1022adb 475 .tx_dev = &hdmi_device,
12c4309b
KM
476 }
477};
478
479static struct resource hdmi_lcdc_resources[] = {
480 [0] = {
481 .name = "LCDC1",
482 .start = 0xfe944000,
483 .end = 0xfe947fff,
484 .flags = IORESOURCE_MEM,
485 },
486 [1] = {
487 .start = intcs_evt2irq(0x1780),
488 .flags = IORESOURCE_IRQ,
489 },
490};
491
492static struct platform_device hdmi_lcdc_device = {
493 .name = "sh_mobile_lcdc_fb",
494 .num_resources = ARRAY_SIZE(hdmi_lcdc_resources),
495 .resource = hdmi_lcdc_resources,
496 .id = 1,
497 .dev = {
498 .platform_data = &hdmi_lcdc_info,
499 .coherent_dma_mask = ~0,
500 },
501};
502
fa063b48
KM
503static struct asoc_simple_card_info fsi2_hdmi_info = {
504 .name = "HDMI",
505 .card = "FSI2B-HDMI",
fa063b48
KM
506 .codec = "sh-mobile-hdmi",
507 .platform = "sh_fsi2",
a4a2992c
KM
508 .cpu_dai = {
509 .name = "fsib-dai",
510 .fmt = SND_SOC_DAIFMT_CBM_CFM | SND_SOC_DAIFMT_IB_NF,
511 },
512 .codec_dai = {
513 .name = "sh_mobile_hdmi-hifi",
514 },
fa063b48
KM
515};
516
3f25c9cc 517static struct platform_device fsi_hdmi_device = {
fa063b48
KM
518 .name = "asoc-simple-card",
519 .id = 1,
520 .dev = {
521 .platform_data = &fsi2_hdmi_info,
522 },
3f25c9cc
KM
523};
524
2ce51f8b 525static void __init hdmi_init_pm_clock(void)
12c4309b
KM
526{
527 struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
528 int ret;
529 long rate;
530
531 if (IS_ERR(hdmi_ick)) {
532 ret = PTR_ERR(hdmi_ick);
533 pr_err("Cannot get HDMI ICK: %d\n", ret);
534 goto out;
535 }
536
537 ret = clk_set_parent(&sh7372_pllc2_clk, &sh7372_dv_clki_div2_clk);
538 if (ret < 0) {
539 pr_err("Cannot set PLLC2 parent: %d, %d users\n",
540 ret, sh7372_pllc2_clk.usecount);
541 goto out;
542 }
543
544 pr_debug("PLLC2 initial frequency %lu\n",
545 clk_get_rate(&sh7372_pllc2_clk));
546
547 rate = clk_round_rate(&sh7372_pllc2_clk, 594000000);
548 if (rate < 0) {
549 pr_err("Cannot get suitable rate: %ld\n", rate);
550 ret = rate;
551 goto out;
552 }
553
554 ret = clk_set_rate(&sh7372_pllc2_clk, rate);
555 if (ret < 0) {
556 pr_err("Cannot set rate %ld: %d\n", rate, ret);
557 goto out;
558 }
559
12c4309b
KM
560 pr_debug("PLLC2 set frequency %lu\n", rate);
561
562 ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
2ce51f8b 563 if (ret < 0)
12c4309b 564 pr_err("Cannot set HDMI parent: %d\n", ret);
12c4309b
KM
565
566out:
567 if (!IS_ERR(hdmi_ick))
568 clk_put(hdmi_ick);
12c4309b 569}
12c4309b 570
e2a53b7c
MD
571/* USBHS0 is connected to CN22 which takes a USB Mini-B plug
572 *
573 * The sh7372 SoC has IRQ7 set aside for USBHS0 hotplug,
574 * but on this particular board IRQ7 is already used by
575 * the touch screen. This leaves us with software polling.
576 */
577#define USBHS0_POLL_INTERVAL (HZ * 5)
578
579struct usbhs_private {
0a4b04dc
AB
580 void __iomem *usbphyaddr;
581 void __iomem *usbcrcaddr;
e2a53b7c
MD
582 struct renesas_usbhs_platform_info info;
583 struct delayed_work work;
584 struct platform_device *pdev;
585};
586
587#define usbhs_get_priv(pdev) \
588 container_of(renesas_usbhs_get_info(pdev), \
589 struct usbhs_private, info)
590
591#define usbhs_is_connected(priv) \
592 (!((1 << 7) & __raw_readw(priv->usbcrcaddr)))
593
594static int usbhs_get_vbus(struct platform_device *pdev)
595{
596 return usbhs_is_connected(usbhs_get_priv(pdev));
597}
598
225da3e3 599static int usbhs_phy_reset(struct platform_device *pdev)
e2a53b7c
MD
600{
601 struct usbhs_private *priv = usbhs_get_priv(pdev);
602
603 /* init phy */
604 __raw_writew(0x8a0a, priv->usbcrcaddr);
225da3e3
KM
605
606 return 0;
e2a53b7c
MD
607}
608
609static int usbhs0_get_id(struct platform_device *pdev)
610{
611 return USBHS_GADGET;
612}
613
614static void usbhs0_work_function(struct work_struct *work)
615{
616 struct usbhs_private *priv = container_of(work, struct usbhs_private,
617 work.work);
618
619 renesas_usbhs_call_notify_hotplug(priv->pdev);
620 schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
621}
622
623static int usbhs0_hardware_init(struct platform_device *pdev)
624{
625 struct usbhs_private *priv = usbhs_get_priv(pdev);
626
627 priv->pdev = pdev;
628 INIT_DELAYED_WORK(&priv->work, usbhs0_work_function);
629 schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
630 return 0;
631}
632
225da3e3 633static int usbhs0_hardware_exit(struct platform_device *pdev)
e2a53b7c
MD
634{
635 struct usbhs_private *priv = usbhs_get_priv(pdev);
636
637 cancel_delayed_work_sync(&priv->work);
225da3e3
KM
638
639 return 0;
e2a53b7c
MD
640}
641
e2a53b7c 642static struct usbhs_private usbhs0_private = {
0a4b04dc 643 .usbcrcaddr = IOMEM(0xe605810c), /* USBCR2 */
e2a53b7c
MD
644 .info = {
645 .platform_callback = {
646 .hardware_init = usbhs0_hardware_init,
647 .hardware_exit = usbhs0_hardware_exit,
648 .phy_reset = usbhs_phy_reset,
649 .get_id = usbhs0_get_id,
650 .get_vbus = usbhs_get_vbus,
651 },
652 .driver_param = {
653 .buswait_bwait = 4,
fe437561
KM
654 .d0_tx_id = SHDMA_SLAVE_USB0_TX,
655 .d1_rx_id = SHDMA_SLAVE_USB0_RX,
e2a53b7c
MD
656 },
657 },
658};
659
660static struct resource usbhs0_resources[] = {
661 [0] = {
662 .name = "USBHS0",
663 .start = 0xe6890000,
664 .end = 0xe68900e6 - 1,
665 .flags = IORESOURCE_MEM,
666 },
667 [1] = {
668 .start = evt2irq(0x1ca0) /* USB0_USB0I0 */,
669 .flags = IORESOURCE_IRQ,
670 },
671};
672
673static struct platform_device usbhs0_device = {
674 .name = "renesas_usbhs",
675 .id = 0,
676 .dev = {
677 .platform_data = &usbhs0_private.info,
678 },
679 .num_resources = ARRAY_SIZE(usbhs0_resources),
680 .resource = usbhs0_resources,
681};
682
683/* USBHS1 is connected to CN31 which takes a USB Mini-AB plug
684 *
685 * Use J30 to select between Host and Function. This setting
686 * can however not be detected by software. Hotplug of USBHS1
687 * is provided via IRQ8.
0ada2da5
KM
688 *
689 * Current USB1 works as "USB Host".
690 * - set J30 "short"
691 *
692 * If you want to use it as "USB gadget",
693 * - J30 "open"
694 * - modify usbhs1_get_id() USBHS_HOST -> USBHS_GADGET
695 * - add .get_vbus = usbhs_get_vbus in usbhs1_private
e26a6038 696 * - check usbhs0_device(pio)/usbhs1_device(irq) order in mackerel_devices.
e2a53b7c
MD
697 */
698#define IRQ8 evt2irq(0x0300)
66ee3bef
KM
699#define USB_PHY_MODE (1 << 4)
700#define USB_PHY_INT_EN ((1 << 3) | (1 << 2))
701#define USB_PHY_ON (1 << 1)
702#define USB_PHY_OFF (1 << 0)
703#define USB_PHY_INT_CLR (USB_PHY_ON | USB_PHY_OFF)
704
66ee3bef
KM
705static irqreturn_t usbhs1_interrupt(int irq, void *data)
706{
707 struct platform_device *pdev = data;
708 struct usbhs_private *priv = usbhs_get_priv(pdev);
709
710 dev_dbg(&pdev->dev, "%s\n", __func__);
711
712 renesas_usbhs_call_notify_hotplug(pdev);
713
714 /* clear status */
715 __raw_writew(__raw_readw(priv->usbphyaddr) | USB_PHY_INT_CLR,
716 priv->usbphyaddr);
717
718 return IRQ_HANDLED;
719}
720
721static int usbhs1_hardware_init(struct platform_device *pdev)
722{
723 struct usbhs_private *priv = usbhs_get_priv(pdev);
724 int ret;
725
66ee3bef
KM
726 /* clear interrupt status */
727 __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
728
e2a53b7c 729 ret = request_irq(IRQ8, usbhs1_interrupt, IRQF_TRIGGER_HIGH,
66ee3bef
KM
730 dev_name(&pdev->dev), pdev);
731 if (ret) {
732 dev_err(&pdev->dev, "request_irq err\n");
733 return ret;
734 }
735
736 /* enable USB phy interrupt */
737 __raw_writew(USB_PHY_MODE | USB_PHY_INT_EN, priv->usbphyaddr);
738
739 return 0;
740}
741
225da3e3 742static int usbhs1_hardware_exit(struct platform_device *pdev)
66ee3bef
KM
743{
744 struct usbhs_private *priv = usbhs_get_priv(pdev);
745
746 /* clear interrupt status */
747 __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
748
e2a53b7c 749 free_irq(IRQ8, pdev);
225da3e3
KM
750
751 return 0;
66ee3bef
KM
752}
753
05a7929f
KM
754static int usbhs1_get_id(struct platform_device *pdev)
755{
0ada2da5 756 return USBHS_HOST;
05a7929f
KM
757}
758
66ee3bef
KM
759static u32 usbhs1_pipe_cfg[] = {
760 USB_ENDPOINT_XFER_CONTROL,
761 USB_ENDPOINT_XFER_ISOC,
762 USB_ENDPOINT_XFER_ISOC,
763 USB_ENDPOINT_XFER_BULK,
764 USB_ENDPOINT_XFER_BULK,
765 USB_ENDPOINT_XFER_BULK,
766 USB_ENDPOINT_XFER_INT,
767 USB_ENDPOINT_XFER_INT,
768 USB_ENDPOINT_XFER_INT,
769 USB_ENDPOINT_XFER_BULK,
770 USB_ENDPOINT_XFER_BULK,
771 USB_ENDPOINT_XFER_BULK,
772 USB_ENDPOINT_XFER_BULK,
773 USB_ENDPOINT_XFER_BULK,
774 USB_ENDPOINT_XFER_BULK,
775 USB_ENDPOINT_XFER_BULK,
776};
777
778static struct usbhs_private usbhs1_private = {
0a4b04dc
AB
779 .usbphyaddr = IOMEM(0xe60581e2), /* USBPHY1INTAP */
780 .usbcrcaddr = IOMEM(0xe6058130), /* USBCR4 */
66ee3bef
KM
781 .info = {
782 .platform_callback = {
783 .hardware_init = usbhs1_hardware_init,
784 .hardware_exit = usbhs1_hardware_exit,
05a7929f 785 .get_id = usbhs1_get_id,
e2a53b7c 786 .phy_reset = usbhs_phy_reset,
66ee3bef
KM
787 },
788 .driver_param = {
789 .buswait_bwait = 4,
f427eb64 790 .has_otg = 1,
66ee3bef
KM
791 .pipe_type = usbhs1_pipe_cfg,
792 .pipe_size = ARRAY_SIZE(usbhs1_pipe_cfg),
fe437561
KM
793 .d0_tx_id = SHDMA_SLAVE_USB1_TX,
794 .d1_rx_id = SHDMA_SLAVE_USB1_RX,
66ee3bef
KM
795 },
796 },
797};
798
799static struct resource usbhs1_resources[] = {
800 [0] = {
e2a53b7c
MD
801 .name = "USBHS1",
802 .start = 0xe68b0000,
803 .end = 0xe68b00e6 - 1,
66ee3bef
KM
804 .flags = IORESOURCE_MEM,
805 },
806 [1] = {
807 .start = evt2irq(0x1ce0) /* USB1_USB1I0 */,
808 .flags = IORESOURCE_IRQ,
809 },
810};
811
812static struct platform_device usbhs1_device = {
813 .name = "renesas_usbhs",
814 .id = 1,
815 .dev = {
816 .platform_data = &usbhs1_private.info,
c8c3243c
KM
817 .dma_mask = &usbhs1_device.dev.coherent_dma_mask,
818 .coherent_dma_mask = DMA_BIT_MASK(32),
66ee3bef
KM
819 },
820 .num_resources = ARRAY_SIZE(usbhs1_resources),
821 .resource = usbhs1_resources,
822};
823
d44deb35
KM
824/* LED */
825static struct gpio_led mackerel_leds[] = {
826 {
827 .name = "led0",
828 .gpio = GPIO_PORT0,
829 .default_state = LEDS_GPIO_DEFSTATE_ON,
830 },
831 {
832 .name = "led1",
833 .gpio = GPIO_PORT1,
834 .default_state = LEDS_GPIO_DEFSTATE_ON,
835 },
836 {
837 .name = "led2",
838 .gpio = GPIO_PORT2,
839 .default_state = LEDS_GPIO_DEFSTATE_ON,
840 },
841 {
842 .name = "led3",
843 .gpio = GPIO_PORT159,
844 .default_state = LEDS_GPIO_DEFSTATE_ON,
845 }
846};
847
848static struct gpio_led_platform_data mackerel_leds_pdata = {
849 .leds = mackerel_leds,
850 .num_leds = ARRAY_SIZE(mackerel_leds),
851};
852
853static struct platform_device leds_device = {
854 .name = "leds-gpio",
855 .id = 0,
856 .dev = {
857 .platform_data = &mackerel_leds_pdata,
858 },
859};
860
1a44d72a
KM
861/* FSI */
862#define IRQ_FSI evt2irq(0x1840)
863static struct sh_fsi_platform_info fsi_info = {
fec691e7 864 .port_a = {
c650a1f4
KM
865 .tx_id = SHDMA_SLAVE_FSIA_TX,
866 .rx_id = SHDMA_SLAVE_FSIA_RX,
fec691e7
KM
867 },
868 .port_b = {
abca7581
KM
869 .flags = SH_FSI_CLK_CPG |
870 SH_FSI_FMT_SPDIF,
fec691e7 871 }
1a44d72a
KM
872};
873
874static struct resource fsi_resources[] = {
875 [0] = {
c650a1f4
KM
876 /* we need 0xFE1F0000 to access DMA
877 * instead of 0xFE3C0000 */
1a44d72a 878 .name = "FSI",
c650a1f4
KM
879 .start = 0xFE1F0000,
880 .end = 0xFE1F0400 - 1,
1a44d72a
KM
881 .flags = IORESOURCE_MEM,
882 },
883 [1] = {
884 .start = IRQ_FSI,
885 .flags = IORESOURCE_IRQ,
886 },
887};
888
889static struct platform_device fsi_device = {
890 .name = "sh_fsi2",
891 .id = -1,
892 .num_resources = ARRAY_SIZE(fsi_resources),
893 .resource = fsi_resources,
894 .dev = {
895 .platform_data = &fsi_info,
896 },
897};
898
af8a2fe1 899static struct asoc_simple_card_info fsi2_ak4643_info = {
45f31216
KM
900 .name = "AK4643",
901 .card = "FSI2A-AK4643",
45f31216
KM
902 .codec = "ak4642-codec.0-0013",
903 .platform = "sh_fsi2",
a4a2992c
KM
904 .daifmt = SND_SOC_DAIFMT_LEFT_J,
905 .cpu_dai = {
906 .name = "fsia-dai",
907 .fmt = SND_SOC_DAIFMT_CBS_CFS,
908 },
909 .codec_dai = {
910 .name = "ak4642-hifi",
911 .fmt = SND_SOC_DAIFMT_CBM_CFM,
912 .sysclk = 11289600,
913 },
45f31216
KM
914};
915
1a44d72a 916static struct platform_device fsi_ak4643_device = {
af8a2fe1 917 .name = "asoc-simple-card",
45f31216
KM
918 .dev = {
919 .platform_data = &fsi2_ak4643_info,
920 },
1a44d72a 921};
d44deb35 922
2aab52e8
BH
923/* FLCTL */
924static struct mtd_partition nand_partition_info[] = {
925 {
926 .name = "system",
927 .offset = 0,
928 .size = 128 * 1024 * 1024,
929 },
930 {
931 .name = "userdata",
932 .offset = MTDPART_OFS_APPEND,
933 .size = 256 * 1024 * 1024,
934 },
935 {
936 .name = "cache",
937 .offset = MTDPART_OFS_APPEND,
938 .size = 128 * 1024 * 1024,
939 },
940};
941
942static struct resource nand_flash_resources[] = {
943 [0] = {
944 .start = 0xe6a30000,
945 .end = 0xe6a3009b,
946 .flags = IORESOURCE_MEM,
3042ac57
BH
947 },
948 [1] = {
949 .start = evt2irq(0x0d80), /* flstei: status error irq */
950 .flags = IORESOURCE_IRQ,
951 },
2aab52e8
BH
952};
953
954static struct sh_flctl_platform_data nand_flash_data = {
955 .parts = nand_partition_info,
956 .nr_parts = ARRAY_SIZE(nand_partition_info),
957 .flcmncr_val = CLK_16B_12L_4H | TYPESEL_SET
958 | SHBUSSEL | SEL_16BIT | SNAND_E,
959 .use_holden = 1,
960};
961
962static struct platform_device nand_flash_device = {
963 .name = "sh_flctl",
964 .resource = nand_flash_resources,
965 .num_resources = ARRAY_SIZE(nand_flash_resources),
966 .dev = {
967 .platform_data = &nand_flash_data,
968 },
969};
970
6dff7da2
YG
971/*
972 * The card detect pin of the top SD/MMC slot (CN7) is active low and is
973 * connected to GPIO A22 of SH7372 (GPIO_PORT41).
974 */
975static int slot_cn7_get_cd(struct platform_device *pdev)
976{
ceb50f33 977 return !gpio_get_value(GPIO_PORT41);
6dff7da2
YG
978}
979
980/* SDHI0 */
981static struct sh_mobile_sdhi_info sdhi0_info = {
982 .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
983 .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
2b3e38c4 984 .tmio_flags = TMIO_MMC_USE_GPIO_CD,
da97da73 985 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ,
2b3e38c4 986 .cd_gpio = GPIO_PORT172,
6dff7da2
YG
987};
988
989static struct resource sdhi0_resources[] = {
990 [0] = {
991 .name = "SDHI0",
992 .start = 0xe6850000,
31d31fe7 993 .end = 0xe68500ff,
6dff7da2
YG
994 .flags = IORESOURCE_MEM,
995 },
996 [1] = {
2007aea1
SH
997 .start = evt2irq(0x0e00) /* SDHI0_SDHI0I0 */,
998 .flags = IORESOURCE_IRQ,
999 },
1000 [2] = {
1001 .start = evt2irq(0x0e20) /* SDHI0_SDHI0I1 */,
1002 .flags = IORESOURCE_IRQ,
1003 },
1004 [3] = {
1005 .start = evt2irq(0x0e40) /* SDHI0_SDHI0I2 */,
6dff7da2
YG
1006 .flags = IORESOURCE_IRQ,
1007 },
1008};
1009
1010static struct platform_device sdhi0_device = {
1011 .name = "sh_mobile_sdhi",
1012 .num_resources = ARRAY_SIZE(sdhi0_resources),
1013 .resource = sdhi0_resources,
1014 .id = 0,
1015 .dev = {
1016 .platform_data = &sdhi0_info,
1017 },
1018};
1019
5bcd7517 1020#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2
YG
1021/* SDHI1 */
1022static struct sh_mobile_sdhi_info sdhi1_info = {
1023 .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
1024 .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
1025 .tmio_ocr_mask = MMC_VDD_165_195,
1026 .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
da97da73 1027 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
6dff7da2
YG
1028 MMC_CAP_NEEDS_POLL,
1029 .get_cd = slot_cn7_get_cd,
1030};
1031
1032static struct resource sdhi1_resources[] = {
1033 [0] = {
1034 .name = "SDHI1",
1035 .start = 0xe6860000,
31d31fe7 1036 .end = 0xe68600ff,
6dff7da2
YG
1037 .flags = IORESOURCE_MEM,
1038 },
1039 [1] = {
cb2ccc32 1040 .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
2007aea1
SH
1041 .start = evt2irq(0x0e80), /* SDHI1_SDHI1I0 */
1042 .flags = IORESOURCE_IRQ,
1043 },
1044 [2] = {
cb2ccc32 1045 .name = SH_MOBILE_SDHI_IRQ_SDCARD,
2007aea1
SH
1046 .start = evt2irq(0x0ea0), /* SDHI1_SDHI1I1 */
1047 .flags = IORESOURCE_IRQ,
1048 },
1049 [3] = {
cb2ccc32 1050 .name = SH_MOBILE_SDHI_IRQ_SDIO,
2007aea1 1051 .start = evt2irq(0x0ec0), /* SDHI1_SDHI1I2 */
6dff7da2
YG
1052 .flags = IORESOURCE_IRQ,
1053 },
1054};
1055
1056static struct platform_device sdhi1_device = {
1057 .name = "sh_mobile_sdhi",
1058 .num_resources = ARRAY_SIZE(sdhi1_resources),
1059 .resource = sdhi1_resources,
1060 .id = 1,
1061 .dev = {
1062 .platform_data = &sdhi1_info,
1063 },
1064};
41491b9a 1065#endif
6dff7da2 1066
da5d1f4c
YG
1067/*
1068 * The card detect pin of the top SD/MMC slot (CN23) is active low and is
1069 * connected to GPIO SCIFB_SCK of SH7372 (GPIO_PORT162).
1070 */
1071static int slot_cn23_get_cd(struct platform_device *pdev)
1072{
1073 return !gpio_get_value(GPIO_PORT162);
1074}
1075
6dff7da2
YG
1076/* SDHI2 */
1077static struct sh_mobile_sdhi_info sdhi2_info = {
1078 .dma_slave_tx = SHDMA_SLAVE_SDHI2_TX,
1079 .dma_slave_rx = SHDMA_SLAVE_SDHI2_RX,
1080 .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
da97da73 1081 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
6dff7da2 1082 MMC_CAP_NEEDS_POLL,
da5d1f4c 1083 .get_cd = slot_cn23_get_cd,
6dff7da2
YG
1084};
1085
1086static struct resource sdhi2_resources[] = {
1087 [0] = {
1088 .name = "SDHI2",
1089 .start = 0xe6870000,
31d31fe7 1090 .end = 0xe68700ff,
6dff7da2
YG
1091 .flags = IORESOURCE_MEM,
1092 },
1093 [1] = {
cb2ccc32 1094 .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
2007aea1
SH
1095 .start = evt2irq(0x1200), /* SDHI2_SDHI2I0 */
1096 .flags = IORESOURCE_IRQ,
1097 },
1098 [2] = {
cb2ccc32 1099 .name = SH_MOBILE_SDHI_IRQ_SDCARD,
2007aea1
SH
1100 .start = evt2irq(0x1220), /* SDHI2_SDHI2I1 */
1101 .flags = IORESOURCE_IRQ,
1102 },
1103 [3] = {
cb2ccc32 1104 .name = SH_MOBILE_SDHI_IRQ_SDIO,
2007aea1 1105 .start = evt2irq(0x1240), /* SDHI2_SDHI2I2 */
6dff7da2
YG
1106 .flags = IORESOURCE_IRQ,
1107 },
1108};
1109
1110static struct platform_device sdhi2_device = {
1111 .name = "sh_mobile_sdhi",
1112 .num_resources = ARRAY_SIZE(sdhi2_resources),
1113 .resource = sdhi2_resources,
1114 .id = 2,
1115 .dev = {
1116 .platform_data = &sdhi2_info,
1117 },
1118};
1119
41491b9a
YG
1120/* SH_MMCIF */
1121static struct resource sh_mmcif_resources[] = {
1122 [0] = {
1123 .name = "MMCIF",
1124 .start = 0xE6BD0000,
1125 .end = 0xE6BD00FF,
1126 .flags = IORESOURCE_MEM,
1127 },
1128 [1] = {
1129 /* MMC ERR */
1130 .start = evt2irq(0x1ac0),
1131 .flags = IORESOURCE_IRQ,
1132 },
1133 [2] = {
1134 /* MMC NOR */
1135 .start = evt2irq(0x1ae0),
1136 .flags = IORESOURCE_IRQ,
1137 },
1138};
1139
1140static struct sh_mmcif_plat_data sh_mmcif_plat = {
1141 .sup_pclk = 0,
1142 .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
1143 .caps = MMC_CAP_4_BIT_DATA |
1144 MMC_CAP_8_BIT_DATA |
1145 MMC_CAP_NEEDS_POLL,
1146 .get_cd = slot_cn7_get_cd,
d5bb386d
GL
1147 .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
1148 .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
41491b9a
YG
1149};
1150
1151static struct platform_device sh_mmcif_device = {
1152 .name = "sh_mmcif",
1153 .id = 0,
1154 .dev = {
1155 .dma_mask = NULL,
1156 .coherent_dma_mask = 0xffffffff,
1157 .platform_data = &sh_mmcif_plat,
1158 },
1159 .num_resources = ARRAY_SIZE(sh_mmcif_resources),
1160 .resource = sh_mmcif_resources,
1161};
1162
ae37c8de 1163
7dfff953
GL
1164static int mackerel_camera_add(struct soc_camera_device *icd);
1165static void mackerel_camera_del(struct soc_camera_device *icd);
ae37c8de
MD
1166
1167static int camera_set_capture(struct soc_camera_platform_info *info,
1168 int enable)
1169{
1170 return 0; /* camera sensor always enabled */
1171}
1172
1173static struct soc_camera_platform_info camera_info = {
1174 .format_name = "UYVY",
1175 .format_depth = 16,
1176 .format = {
1177 .code = V4L2_MBUS_FMT_UYVY8_2X8,
1178 .colorspace = V4L2_COLORSPACE_SMPTE170M,
1179 .field = V4L2_FIELD_NONE,
1180 .width = 640,
1181 .height = 480,
1182 },
d1e87ed7
GL
1183 .mbus_param = V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_MASTER |
1184 V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_HIGH |
1185 V4L2_MBUS_DATA_ACTIVE_HIGH,
1186 .mbus_type = V4L2_MBUS_PARALLEL,
ae37c8de
MD
1187 .set_capture = camera_set_capture,
1188};
1189
1190static struct soc_camera_link camera_link = {
1191 .bus_id = 0,
1192 .add_device = mackerel_camera_add,
1193 .del_device = mackerel_camera_del,
1194 .module_name = "soc_camera_platform",
1195 .priv = &camera_info,
1196};
1197
86a73144
GL
1198static struct platform_device *camera_device;
1199
1200static void mackerel_camera_release(struct device *dev)
ae37c8de 1201{
86a73144 1202 soc_camera_platform_release(&camera_device);
ae37c8de
MD
1203}
1204
7dfff953 1205static int mackerel_camera_add(struct soc_camera_device *icd)
ae37c8de 1206{
7dfff953 1207 return soc_camera_platform_add(icd, &camera_device, &camera_link,
86a73144 1208 mackerel_camera_release, 0);
ae37c8de
MD
1209}
1210
7dfff953 1211static void mackerel_camera_del(struct soc_camera_device *icd)
ae37c8de 1212{
7dfff953 1213 soc_camera_platform_del(icd, camera_device, &camera_link);
ae37c8de
MD
1214}
1215
1216static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
1217 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
ef8f41ff
GL
1218 .max_width = 8188,
1219 .max_height = 8188,
ae37c8de
MD
1220};
1221
1222static struct resource ceu_resources[] = {
1223 [0] = {
1224 .name = "CEU",
1225 .start = 0xfe910000,
1226 .end = 0xfe91009f,
1227 .flags = IORESOURCE_MEM,
1228 },
1229 [1] = {
1230 .start = intcs_evt2irq(0x880),
1231 .flags = IORESOURCE_IRQ,
1232 },
1233 [2] = {
1234 /* place holder for contiguous memory */
1235 },
1236};
1237
1238static struct platform_device ceu_device = {
1239 .name = "sh_mobile_ceu",
1240 .id = 0, /* "ceu0" clock */
1241 .num_resources = ARRAY_SIZE(ceu_resources),
1242 .resource = ceu_resources,
1243 .dev = {
05a5f01c
GL
1244 .platform_data = &sh_mobile_ceu_info,
1245 .coherent_dma_mask = 0xffffffff,
ae37c8de
MD
1246 },
1247};
1248
1249static struct platform_device mackerel_camera = {
1250 .name = "soc-camera-pdrv",
1251 .id = 0,
1252 .dev = {
1253 .platform_data = &camera_link,
1254 },
1255};
1256
920adc75
KM
1257static struct platform_device *mackerel_devices[] __initdata = {
1258 &nor_flash_device,
2264c151 1259 &smc911x_device,
11fee467 1260 &lcdc_device,
5a568552 1261 &usbhs0_device,
e26a6038 1262 &usbhs1_device,
d44deb35 1263 &leds_device,
1a44d72a
KM
1264 &fsi_device,
1265 &fsi_ak4643_device,
3f25c9cc 1266 &fsi_hdmi_device,
2aab52e8 1267 &nand_flash_device,
6dff7da2 1268 &sdhi0_device,
5bcd7517 1269#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2 1270 &sdhi1_device,
41491b9a 1271#endif
6dff7da2 1272 &sdhi2_device,
41491b9a 1273 &sh_mmcif_device,
ae37c8de
MD
1274 &ceu_device,
1275 &mackerel_camera,
12c4309b 1276 &hdmi_device,
a1022adb 1277 &hdmi_lcdc_device,
1c7fcbed 1278 &meram_device,
1a44d72a
KM
1279};
1280
cd8ab004
TS
1281/* Keypad Initialization */
1282#define KEYPAD_BUTTON(ev_type, ev_code, act_low) \
1283{ \
1284 .type = ev_type, \
1285 .code = ev_code, \
1286 .active_low = act_low, \
1287}
1288
1289#define KEYPAD_BUTTON_LOW(event_code) KEYPAD_BUTTON(EV_KEY, event_code, 1)
1290
1291static struct tca6416_button mackerel_gpio_keys[] = {
1292 KEYPAD_BUTTON_LOW(KEY_HOME),
1293 KEYPAD_BUTTON_LOW(KEY_MENU),
1294 KEYPAD_BUTTON_LOW(KEY_BACK),
1295 KEYPAD_BUTTON_LOW(KEY_POWER),
1296};
1297
1298static struct tca6416_keys_platform_data mackerel_tca6416_keys_info = {
1299 .buttons = mackerel_gpio_keys,
1300 .nbuttons = ARRAY_SIZE(mackerel_gpio_keys),
1301 .rep = 1,
1302 .use_polling = 0,
1303 .pinmask = 0x000F,
1304};
1305
1a44d72a 1306/* I2C */
6ae1e19d 1307#define IRQ7 evt2irq(0x02e0)
cd8ab004
TS
1308#define IRQ9 evt2irq(0x0320)
1309
1a44d72a
KM
1310static struct i2c_board_info i2c0_devices[] = {
1311 {
1312 I2C_BOARD_INFO("ak4643", 0x13),
1313 },
cd8ab004
TS
1314 /* Keypad */
1315 {
1316 I2C_BOARD_INFO("tca6408-keys", 0x20),
1317 .platform_data = &mackerel_tca6416_keys_info,
1318 .irq = IRQ9,
1319 },
6ae1e19d
TS
1320 /* Touchscreen */
1321 {
1322 I2C_BOARD_INFO("st1232-ts", 0x55),
1323 .irq = IRQ7,
1324 },
920adc75
KM
1325};
1326
80f1dc7c
TS
1327#define IRQ21 evt2irq(0x32a0)
1328
1329static struct i2c_board_info i2c1_devices[] = {
1330 /* Accelerometer */
1331 {
1332 I2C_BOARD_INFO("adxl34x", 0x53),
1333 .irq = IRQ21,
1334 },
1335};
1336
0a4b04dc
AB
1337#define GPIO_PORT9CR IOMEM(0xE6051009)
1338#define GPIO_PORT10CR IOMEM(0xE605100A)
1339#define GPIO_PORT167CR IOMEM(0xE60520A7)
1340#define GPIO_PORT168CR IOMEM(0xE60520A8)
1341#define SRCR4 IOMEM(0xe61580bc)
1342#define USCCR1 IOMEM(0xE6058144)
920adc75
KM
1343static void __init mackerel_init(void)
1344{
ac18e02d
RW
1345 struct pm_domain_device domain_devices[] = {
1346 { "A4LC", &lcdc_device, },
1347 { "A4LC", &hdmi_lcdc_device, },
1348 { "A4LC", &meram_device, },
1349 { "A4MP", &fsi_device, },
1350 { "A3SP", &usbhs0_device, },
1351 { "A3SP", &usbhs1_device, },
1352 { "A3SP", &nand_flash_device, },
1353 { "A3SP", &sh_mmcif_device, },
1354 { "A3SP", &sdhi0_device, },
1355#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
1356 { "A3SP", &sdhi1_device, },
1357#endif
1358 { "A3SP", &sdhi2_device, },
1359 { "A4R", &ceu_device, },
b42879e2 1360 };
12c4309b 1361 u32 srcr4;
98d27b8a 1362 struct clk *clk;
12c4309b 1363
70ccb28d
GL
1364 regulator_register_always_on(0, "fixed-1.8V", fixed1v8_power_consumers,
1365 ARRAY_SIZE(fixed1v8_power_consumers), 1800000);
1366 regulator_register_always_on(1, "fixed-3.3V", fixed3v3_power_consumers,
1367 ARRAY_SIZE(fixed3v3_power_consumers), 3300000);
1368 regulator_register_fixed(2, dummy_supplies, ARRAY_SIZE(dummy_supplies));
1369
12bb16d2
MD
1370 /* External clock source */
1371 clk_set_rate(&sh7372_dv_clki_clk, 27000000);
1372
920adc75
KM
1373 sh7372_pinmux_init();
1374
1375 /* enable SCIFA0 */
1376 gpio_request(GPIO_FN_SCIFA0_TXD, NULL);
1377 gpio_request(GPIO_FN_SCIFA0_RXD, NULL);
1378
2264c151
KM
1379 /* enable SMSC911X */
1380 gpio_request(GPIO_FN_CS5A, NULL);
1381 gpio_request(GPIO_FN_IRQ6_39, NULL);
1382
11fee467 1383 /* LCDC */
eb87e677
KM
1384 gpio_request(GPIO_FN_LCDD23, NULL);
1385 gpio_request(GPIO_FN_LCDD22, NULL);
1386 gpio_request(GPIO_FN_LCDD21, NULL);
1387 gpio_request(GPIO_FN_LCDD20, NULL);
1388 gpio_request(GPIO_FN_LCDD19, NULL);
1389 gpio_request(GPIO_FN_LCDD18, NULL);
11fee467
KM
1390 gpio_request(GPIO_FN_LCDD17, NULL);
1391 gpio_request(GPIO_FN_LCDD16, NULL);
1392 gpio_request(GPIO_FN_LCDD15, NULL);
1393 gpio_request(GPIO_FN_LCDD14, NULL);
1394 gpio_request(GPIO_FN_LCDD13, NULL);
1395 gpio_request(GPIO_FN_LCDD12, NULL);
1396 gpio_request(GPIO_FN_LCDD11, NULL);
1397 gpio_request(GPIO_FN_LCDD10, NULL);
1398 gpio_request(GPIO_FN_LCDD9, NULL);
1399 gpio_request(GPIO_FN_LCDD8, NULL);
1400 gpio_request(GPIO_FN_LCDD7, NULL);
1401 gpio_request(GPIO_FN_LCDD6, NULL);
1402 gpio_request(GPIO_FN_LCDD5, NULL);
1403 gpio_request(GPIO_FN_LCDD4, NULL);
1404 gpio_request(GPIO_FN_LCDD3, NULL);
1405 gpio_request(GPIO_FN_LCDD2, NULL);
1406 gpio_request(GPIO_FN_LCDD1, NULL);
1407 gpio_request(GPIO_FN_LCDD0, NULL);
1408 gpio_request(GPIO_FN_LCDDISP, NULL);
1409 gpio_request(GPIO_FN_LCDDCK, NULL);
1410
f96be91a
LP
1411 /* backlight, off by default */
1412 gpio_request_one(GPIO_PORT31, GPIOF_OUT_INIT_LOW, NULL);
11fee467 1413
f96be91a 1414 gpio_request_one(GPIO_PORT151, GPIOF_OUT_INIT_HIGH, NULL); /* LCDDON */
11fee467 1415
e2a53b7c
MD
1416 /* USBHS0 */
1417 gpio_request(GPIO_FN_VBUS0_0, NULL);
c721e0cb 1418 gpio_request_pulldown(GPIO_PORT168CR); /* VBUS0_0 pull down */
e2a53b7c
MD
1419
1420 /* USBHS1 */
1421 gpio_request(GPIO_FN_VBUS0_1, NULL);
c721e0cb 1422 gpio_request_pulldown(GPIO_PORT167CR); /* VBUS0_1 pull down */
e2a53b7c
MD
1423 gpio_request(GPIO_FN_IDIN_1_113, NULL);
1424
1a44d72a
KM
1425 /* enable FSI2 port A (ak4643) */
1426 gpio_request(GPIO_FN_FSIAIBT, NULL);
1427 gpio_request(GPIO_FN_FSIAILR, NULL);
1428 gpio_request(GPIO_FN_FSIAISLD, NULL);
1429 gpio_request(GPIO_FN_FSIAOSLD, NULL);
f96be91a 1430 gpio_request_one(GPIO_PORT161, GPIOF_OUT_INIT_LOW, NULL); /* slave */
1a44d72a
KM
1431
1432 gpio_request(GPIO_PORT9, NULL);
1433 gpio_request(GPIO_PORT10, NULL);
c721e0cb
KM
1434 gpio_direction_none(GPIO_PORT9CR); /* FSIAOBT needs no direction */
1435 gpio_direction_none(GPIO_PORT10CR); /* FSIAOLR needs no direction */
1a44d72a
KM
1436
1437 intc_set_priority(IRQ_FSI, 3); /* irq priority FSI(3) > SMSC911X(2) */
1438
98d27b8a
KM
1439 /* setup FSI2 port B (HDMI) */
1440 gpio_request(GPIO_FN_FSIBCK, NULL);
1441 __raw_writew(__raw_readw(USCCR1) & ~(1 << 6), USCCR1); /* use SPDIF */
1442
1443 /* set SPU2 clock to 119.6 MHz */
1444 clk = clk_get(NULL, "spu_clk");
1445 if (!IS_ERR(clk)) {
1446 clk_set_rate(clk, clk_round_rate(clk, 119600000));
1447 clk_put(clk);
1448 }
1449
cd8ab004
TS
1450 /* enable Keypad */
1451 gpio_request(GPIO_FN_IRQ9_42, NULL);
6845664a 1452 irq_set_irq_type(IRQ9, IRQ_TYPE_LEVEL_HIGH);
cd8ab004 1453
6ae1e19d
TS
1454 /* enable Touchscreen */
1455 gpio_request(GPIO_FN_IRQ7_40, NULL);
6845664a 1456 irq_set_irq_type(IRQ7, IRQ_TYPE_LEVEL_LOW);
6ae1e19d 1457
80f1dc7c
TS
1458 /* enable Accelerometer */
1459 gpio_request(GPIO_FN_IRQ21, NULL);
6845664a 1460 irq_set_irq_type(IRQ21, IRQ_TYPE_LEVEL_HIGH);
1a44d72a 1461
6dff7da2 1462 /* enable SDHI0 */
6dff7da2
YG
1463 gpio_request(GPIO_FN_SDHIWP0, NULL);
1464 gpio_request(GPIO_FN_SDHICMD0, NULL);
1465 gpio_request(GPIO_FN_SDHICLK0, NULL);
1466 gpio_request(GPIO_FN_SDHID0_3, NULL);
1467 gpio_request(GPIO_FN_SDHID0_2, NULL);
1468 gpio_request(GPIO_FN_SDHID0_1, NULL);
1469 gpio_request(GPIO_FN_SDHID0_0, NULL);
1470
56fb523f
GL
1471 /* SDHI0 PORT172 card-detect IRQ26 */
1472 gpio_request(GPIO_FN_IRQ26_172, NULL);
1473
5bcd7517 1474#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2
YG
1475 /* enable SDHI1 */
1476 gpio_request(GPIO_FN_SDHICMD1, NULL);
1477 gpio_request(GPIO_FN_SDHICLK1, NULL);
1478 gpio_request(GPIO_FN_SDHID1_3, NULL);
1479 gpio_request(GPIO_FN_SDHID1_2, NULL);
1480 gpio_request(GPIO_FN_SDHID1_1, NULL);
1481 gpio_request(GPIO_FN_SDHID1_0, NULL);
41491b9a 1482#endif
6dff7da2 1483 /* card detect pin for MMC slot (CN7) */
f96be91a 1484 gpio_request_one(GPIO_PORT41, GPIOF_IN, NULL);
6dff7da2
YG
1485
1486 /* enable SDHI2 */
1487 gpio_request(GPIO_FN_SDHICMD2, NULL);
1488 gpio_request(GPIO_FN_SDHICLK2, NULL);
1489 gpio_request(GPIO_FN_SDHID2_3, NULL);
1490 gpio_request(GPIO_FN_SDHID2_2, NULL);
1491 gpio_request(GPIO_FN_SDHID2_1, NULL);
1492 gpio_request(GPIO_FN_SDHID2_0, NULL);
1493
da5d1f4c 1494 /* card detect pin for microSD slot (CN23) */
f96be91a 1495 gpio_request_one(GPIO_PORT162, GPIOF_IN, NULL);
da5d1f4c 1496
41491b9a
YG
1497 /* MMCIF */
1498 gpio_request(GPIO_FN_MMCD0_0, NULL);
1499 gpio_request(GPIO_FN_MMCD0_1, NULL);
1500 gpio_request(GPIO_FN_MMCD0_2, NULL);
1501 gpio_request(GPIO_FN_MMCD0_3, NULL);
1502 gpio_request(GPIO_FN_MMCD0_4, NULL);
1503 gpio_request(GPIO_FN_MMCD0_5, NULL);
1504 gpio_request(GPIO_FN_MMCD0_6, NULL);
1505 gpio_request(GPIO_FN_MMCD0_7, NULL);
1506 gpio_request(GPIO_FN_MMCCMD0, NULL);
1507 gpio_request(GPIO_FN_MMCCLK0, NULL);
1508
2aab52e8
BH
1509 /* FLCTL */
1510 gpio_request(GPIO_FN_D0_NAF0, NULL);
1511 gpio_request(GPIO_FN_D1_NAF1, NULL);
1512 gpio_request(GPIO_FN_D2_NAF2, NULL);
1513 gpio_request(GPIO_FN_D3_NAF3, NULL);
1514 gpio_request(GPIO_FN_D4_NAF4, NULL);
1515 gpio_request(GPIO_FN_D5_NAF5, NULL);
1516 gpio_request(GPIO_FN_D6_NAF6, NULL);
1517 gpio_request(GPIO_FN_D7_NAF7, NULL);
1518 gpio_request(GPIO_FN_D8_NAF8, NULL);
1519 gpio_request(GPIO_FN_D9_NAF9, NULL);
1520 gpio_request(GPIO_FN_D10_NAF10, NULL);
1521 gpio_request(GPIO_FN_D11_NAF11, NULL);
1522 gpio_request(GPIO_FN_D12_NAF12, NULL);
1523 gpio_request(GPIO_FN_D13_NAF13, NULL);
1524 gpio_request(GPIO_FN_D14_NAF14, NULL);
1525 gpio_request(GPIO_FN_D15_NAF15, NULL);
1526 gpio_request(GPIO_FN_FCE0, NULL);
1527 gpio_request(GPIO_FN_WE0_FWE, NULL);
1528 gpio_request(GPIO_FN_FRB, NULL);
1529 gpio_request(GPIO_FN_A4_FOE, NULL);
1530 gpio_request(GPIO_FN_A5_FCDE, NULL);
1531 gpio_request(GPIO_FN_RD_FSC, NULL);
1532
56e78daf
YG
1533 /* enable GPS module (GT-720F) */
1534 gpio_request(GPIO_FN_SCIFA2_TXD1, NULL);
1535 gpio_request(GPIO_FN_SCIFA2_RXD1, NULL);
1536
ae37c8de
MD
1537 /* CEU */
1538 gpio_request(GPIO_FN_VIO_CLK, NULL);
1539 gpio_request(GPIO_FN_VIO_VD, NULL);
1540 gpio_request(GPIO_FN_VIO_HD, NULL);
1541 gpio_request(GPIO_FN_VIO_FIELD, NULL);
1542 gpio_request(GPIO_FN_VIO_CKO, NULL);
1543 gpio_request(GPIO_FN_VIO_D7, NULL);
1544 gpio_request(GPIO_FN_VIO_D6, NULL);
1545 gpio_request(GPIO_FN_VIO_D5, NULL);
1546 gpio_request(GPIO_FN_VIO_D4, NULL);
1547 gpio_request(GPIO_FN_VIO_D3, NULL);
1548 gpio_request(GPIO_FN_VIO_D2, NULL);
1549 gpio_request(GPIO_FN_VIO_D1, NULL);
1550 gpio_request(GPIO_FN_VIO_D0, NULL);
1551
12c4309b
KM
1552 /* HDMI */
1553 gpio_request(GPIO_FN_HDMI_HPD, NULL);
1554 gpio_request(GPIO_FN_HDMI_CEC, NULL);
1555
1556 /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
1557 srcr4 = __raw_readl(SRCR4);
1558 __raw_writel(srcr4 | (1 << 13), SRCR4);
1559 udelay(50);
1560 __raw_writel(srcr4 & ~(1 << 13), SRCR4);
1561
1a44d72a
KM
1562 i2c_register_board_info(0, i2c0_devices,
1563 ARRAY_SIZE(i2c0_devices));
80f1dc7c
TS
1564 i2c_register_board_info(1, i2c1_devices,
1565 ARRAY_SIZE(i2c1_devices));
11fee467 1566
920adc75
KM
1567 sh7372_add_standard_devices();
1568
1569 platform_add_devices(mackerel_devices, ARRAY_SIZE(mackerel_devices));
2ce51f8b 1570
ac18e02d
RW
1571 rmobile_add_devices_to_domains(domain_devices,
1572 ARRAY_SIZE(domain_devices));
e3e01091 1573
2ce51f8b 1574 hdmi_init_pm_clock();
97991657 1575 sh7372_pm_init();
a41b6466 1576 pm_clk_add(&fsi_device.dev, "spu2");
5c3f96b2 1577 pm_clk_add(&hdmi_lcdc_device.dev, "hdmi");
920adc75
KM
1578}
1579
0ce53cdc
NI
1580static const char *mackerel_boards_compat_dt[] __initdata = {
1581 "renesas,mackerel",
1582 NULL,
1583};
1584
1585DT_MACHINE_START(MACKEREL_DT, "mackerel")
426f1af9 1586 .map_io = sh7372_map_io,
5d7220ec 1587 .init_early = sh7372_add_early_devices,
920adc75 1588 .init_irq = sh7372_init_irq,
863b1719 1589 .handle_irq = shmobile_handle_irq_intc,
920adc75 1590 .init_machine = mackerel_init,
caaca999 1591 .init_late = sh7372_pm_init_late,
6bb27d73 1592 .init_time = sh7372_earlytimer_init,
0ce53cdc 1593 .dt_compat = mackerel_boards_compat_dt,
920adc75 1594MACHINE_END
This page took 0.235577 seconds and 5 git commands to generate.