projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branch 'asoc/topic/fsl' into asoc-next
[deliverable/linux.git] / arch / arm / mach-shmobile / board-mackerel.c
CommitLineData
920adc75
KM		 1/*
2 * mackerel board support
3 *
4 * Copyright (C) 2010 Renesas Solutions Corp.
5 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * based on ap4evb
8 * Copyright (C) 2010 Magnus Damm
9 * Copyright (C) 2008 Yoshihiro Shimoda
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; version 2 of the License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
23 */
12c4309b 24#include <linux/delay.h>
920adc75
KM		 25#include <linux/kernel.h>
26#include <linux/init.h>
27#include <linux/interrupt.h>
28#include <linux/irq.h>
29#include <linux/platform_device.h>
30#include <linux/gpio.h>
31#include <linux/input.h>
32#include <linux/io.h>
1a44d72a 33#include <linux/i2c.h>
d44deb35 34#include <linux/leds.h>
6dff7da2
YG		 35#include <linux/mfd/tmio.h>
36#include <linux/mmc/host.h>
41491b9a 37#include <linux/mmc/sh_mmcif.h>
17e75d82 38#include <linux/mmc/sh_mobile_sdhi.h>
920adc75
KM		 39#include <linux/mtd/mtd.h>
40#include <linux/mtd/partitions.h>
41#include <linux/mtd/physmap.h>
2aab52e8 42#include <linux/mtd/sh_flctl.h>
b5e8d269 43#include <linux/pm_clock.h>
70ccb28d
GL		 44#include <linux/regulator/fixed.h>
45#include <linux/regulator/machine.h>
2264c151 46#include <linux/smsc911x.h>
1a44d72a 47#include <linux/sh_intc.h>
cd8ab004 48#include <linux/tca6416_keypad.h>
66ee3bef 49#include <linux/usb/renesas_usbhs.h>
9b742024 50#include <linux/dma-mapping.h>
920adc75 51
12c4309b 52#include <video/sh_mobile_hdmi.h>
11fee467 53#include <video/sh_mobile_lcdc.h>
ae37c8de
MD		 54#include <media/sh_mobile_ceu.h>
55#include <media/soc_camera.h>
56#include <media/soc_camera_platform.h>
1a44d72a 57#include <sound/sh_fsi.h>
af8a2fe1 58#include <sound/simple_card.h>
1a44d72a 59
920adc75 60#include <mach/common.h>
250a2723 61#include <mach/irqs.h>
920adc75
KM		 62#include <mach/sh7372.h>
63
64#include <asm/mach/arch.h>
920adc75
KM		 65#include <asm/mach-types.h>
66
66791859
RH		 67#include "sh-gpio.h"
68
920adc75
KM		 69/*
70 * Address Interface BusWidth note
71 * ------------------------------------------------------------------
72 * 0x0000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = ON
73 * 0x0800_0000 user area -
74 * 0x1000_0000 NOR Flash ROM (MCP) 16bit SW7 : bit1 = OFF
75 * 0x1400_0000 Ether (LAN9220) 16bit
76 * 0x1600_0000 user area - cannot use with NAND
77 * 0x1800_0000 user area -
78 * 0x1A00_0000 -
79 * 0x4000_0000 LPDDR2-SDRAM (POP) 32bit
80 */
81
4b82b689
KM		 82/*
83 * CPU mode
84 *
85 * SW4 | Boot Area| Master | Remarks
86 * 1 | 2 | 3 | 4 | 5 | 6 | 8 | | Processor|
87 * ----+-----+-----+-----+-----+-----+-----+----------+----------+--------------
88 * ON | ON | OFF | ON | ON | OFF | OFF | External | System | External ROM
89 * ON | ON | ON | ON | ON | OFF | OFF | External | System | ROM Debug
90 * ON | ON | X | ON | OFF | OFF | OFF | Built-in | System | ROM Debug
91 * X | OFF | X | X | X | X | OFF | Built-in | System | MaskROM
92 * OFF | X | X | X | X | X | OFF | Built-in | System | MaskROM
93 * X | X | X | OFF | X | X | OFF | Built-in | System | MaskROM
94 * OFF | ON | OFF | X | X | OFF | ON | External | System | Standalone
95 * ON | OFF | OFF | X | X | OFF | ON | External | Realtime | Standalone
96*/
97
98/*
99 * NOR Flash ROM
100 *
101 * SW1 | SW2 | SW7 | NOR Flash ROM
102 * bit1 | bit1 bit2 | bit1 | Memory allocation
103 * ------+------------+------+------------------
104 * OFF | ON OFF | ON | Area 0
105 * OFF | ON OFF | OFF | Area 4
106 */
107
108/*
109 * SMSC 9220
110 *
111 * SW1 SMSC 9220
112 * -----------------------
113 * ON access disable
114 * OFF access enable
115 */
116
117/*
118 * NAND Flash ROM
119 *
120 * SW1 | SW2 | SW7 | NAND Flash ROM
121 * bit1 | bit1 bit2 | bit2 | Memory allocation
122 * ------+------------+------+------------------
123 * OFF | ON OFF | ON | FCE 0
124 * OFF | ON OFF | OFF | FCE 1
125 */
126
127/*
128 * External interrupt pin settings
129 *
130 * IRQX | pin setting | device | level
131 * ------+--------------------+--------------------+-------
132 * IRQ0 | ICR1A.IRQ0SA=0010 | SDHI2 card detect | Low
133 * IRQ6 | ICR1A.IRQ6SA=0011 | Ether(LAN9220) | High
e2a53b7c 134 * IRQ7 | ICR1A.IRQ7SA=0010 | LCD Touch Panel | Low
4b82b689
KM		 135 * IRQ8 | ICR2A.IRQ8SA=0010 | MMC/SD card detect | Low
136 * IRQ9 | ICR2A.IRQ9SA=0010 | KEY(TCA6408) | Low
137 * IRQ21 | ICR4A.IRQ21SA=0011 | Sensor(ADXL345) | High
138 * IRQ22 | ICR4A.IRQ22SA=0011 | Sensor(AK8975) | High
25338f2e 139 */
4b82b689 140
25338f2e
KM		 141/*
142 * USB
143 *
144 * USB0 : CN22 : Function
145 * USB1 : CN31 : Function/Host *1
146 *
147 * J30 (for CN31) *1
148 * ----------+---------------+-------------
149 * 1-2 short | VBUS 5V | Host
150 * open | external VBUS | Function
151 *
66ee3bef
KM		 152 * CAUTION
153 *
154 * renesas_usbhs driver can use external interrupt mode
155 * (which come from USB-PHY) or autonomy mode (it use own interrupt)
156 * for detecting connection/disconnection when Function.
157 * USB will be power OFF while it has been disconnecting
158 * if external interrupt mode, and it is always power ON if autonomy mode,
159 *
160 * mackerel can not use external interrupt (IRQ7-PORT167) mode on "USB0",
161 * because Touchscreen is using IRQ7-PORT40.
162 * It is impossible to use IRQ7 demux on this board.
25338f2e 163 */
4b82b689 164
6dff7da2
YG		 165/*
166 * SDHI0 (CN12)
167 *
168 * SW56 : OFF
169 *
170 */
171
172/* MMC /SDHI1 (CN7)
173 *
174 * I/O voltage : 1.8v
175 *
176 * Power voltage : 1.8v or 3.3v
41491b9a 177 * J22 : select power voltage *1
6dff7da2
YG		 178 * 1-2 pin : 1.8v
179 * 2-3 pin : 3.3v
180 *
41491b9a
YG		 181 * *1
182 * Please change J22 depends the card to be used.
183 * MMC's OCR field set to support either voltage for the card inserted.
184 *
6dff7da2
YG		 185 * SW1 | SW33
186 * | bit1 | bit2 | bit3 | bit4
187 * -------------+------+------+------+-------
2150dace
SH		 188 * MMC0 OFF | OFF | X | ON | X (Use MMCIF)
189 * SDHI1 OFF | ON | X | OFF | X (Use MFD_SH_MOBILE_SDHI)
6dff7da2
YG		 190 *
191 */
192
193/*
194 * SDHI2 (CN23)
195 *
196 * microSD card sloct
197 *
198 */
199
6d9b7dd0
KM		 200/*
201 * FSI - AK4642
202 *
203 * it needs amixer settings for playing
204 *
205 * amixer set "Headphone" on
206 * amixer set "HPOUTL Mixer DACH" on
207 * amixer set "HPOUTR Mixer DACH" on
208 */
209
70ccb28d
GL		 210/* Fixed 3.3V and 1.8V regulators to be used by multiple devices */
211static struct regulator_consumer_supply fixed1v8_power_consumers[] =
1a44d72a 212{
70ccb28d
GL		 213 /*
214 * J22 on mackerel switches mmcif.0 and sdhi.1 between 1.8V and 3.3V
215 * Since we cannot support both voltages, we support the default 1.8V
216 */
217 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.1"),
218 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.1"),
219 REGULATOR_SUPPLY("vmmc", "sh_mmcif.0"),
220 REGULATOR_SUPPLY("vqmmc", "sh_mmcif.0"),
221};
1a44d72a 222
70ccb28d 223static struct regulator_consumer_supply fixed3v3_power_consumers[] =
66ee3bef 224{
70ccb28d
GL		 225 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.0"),
226 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.0"),
227 REGULATOR_SUPPLY("vmmc", "sh_mobile_sdhi.2"),
228 REGULATOR_SUPPLY("vqmmc", "sh_mobile_sdhi.2"),
229};
66ee3bef 230
70ccb28d
GL		 231/* Dummy supplies, where voltage doesn't matter */
232static struct regulator_consumer_supply dummy_supplies[] = {
233 REGULATOR_SUPPLY("vddvario", "smsc911x"),
234 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
235};
66ee3bef 236
920adc75
KM		 237/* MTD */
238static struct mtd_partition nor_flash_partitions[] = {
239 {
240 .name = "loader",
241 .offset = 0x00000000,
242 .size = 512 * 1024,
243 .mask_flags = MTD_WRITEABLE,
244 },
245 {
246 .name = "bootenv",
247 .offset = MTDPART_OFS_APPEND,
248 .size = 512 * 1024,
249 .mask_flags = MTD_WRITEABLE,
250 },
251 {
252 .name = "kernel_ro",
253 .offset = MTDPART_OFS_APPEND,
254 .size = 8 * 1024 * 1024,
255 .mask_flags = MTD_WRITEABLE,
256 },
257 {
258 .name = "kernel",
259 .offset = MTDPART_OFS_APPEND,
260 .size = 8 * 1024 * 1024,
261 },
262 {
263 .name = "data",
264 .offset = MTDPART_OFS_APPEND,
265 .size = MTDPART_SIZ_FULL,
266 },
267};
268
269static struct physmap_flash_data nor_flash_data = {
270 .width = 2,
271 .parts = nor_flash_partitions,
272 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
273};
274
275static struct resource nor_flash_resources[] = {
276 [0] = {
487881c0
MD		 277 .start = 0x20000000, /* CS0 shadow instead of regular CS0 */
278 .end = 0x28000000 - 1, /* needed by USB MASK ROM boot */
920adc75
KM		 279 .flags = IORESOURCE_MEM,
280 }
281};
282
283static struct platform_device nor_flash_device = {
284 .name = "physmap-flash",
285 .dev = {
286 .platform_data = &nor_flash_data,
287 },
288 .num_resources = ARRAY_SIZE(nor_flash_resources),
289 .resource = nor_flash_resources,
290};
291
2264c151
KM		 292/* SMSC */
293static struct resource smc911x_resources[] = {
294 {
295 .start = 0x14000000,
296 .end = 0x16000000 - 1,
297 .flags = IORESOURCE_MEM,
298 }, {
299 .start = evt2irq(0x02c0) /* IRQ6A */,
300 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
301 },
302};
303
304static struct smsc911x_platform_config smsc911x_info = {
305 .flags = SMSC911X_USE_16BIT | SMSC911X_SAVE_MAC_ADDRESS,
306 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
307 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
308};
309
310static struct platform_device smc911x_device = {
311 .name = "smsc911x",
312 .id = -1,
313 .num_resources = ARRAY_SIZE(smc911x_resources),
314 .resource = smc911x_resources,
315 .dev = {
316 .platform_data = &smsc911x_info,
317 },
318};
319
1c7fcbed
D		 320/* MERAM */
321static struct sh_mobile_meram_info mackerel_meram_info = {
322 .addr_mode = SH_MOBILE_MERAM_MODE1,
323};
324
325static struct resource meram_resources[] = {
326 [0] = {
e71504d5 327 .name = "regs",
1c7fcbed 328 .start = 0xe8000000,
e71504d5
LP		 329 .end = 0xe807ffff,
330 .flags = IORESOURCE_MEM,
331 },
332 [1] = {
333 .name = "meram",
334 .start = 0xe8080000,
1c7fcbed
D		 335 .end = 0xe81fffff,
336 .flags = IORESOURCE_MEM,
337 },
338};
339
340static struct platform_device meram_device = {
341 .name = "sh_mobile_meram",
342 .id = 0,
343 .num_resources = ARRAY_SIZE(meram_resources),
344 .resource = meram_resources,
345 .dev = {
346 .platform_data = &mackerel_meram_info,
347 },
348};
349
11fee467
KM		 350/* LCDC */
351static struct fb_videomode mackerel_lcdc_modes[] = {
352 {
353 .name = "WVGA Panel",
354 .xres = 800,
355 .yres = 480,
356 .left_margin = 220,
357 .right_margin = 110,
358 .hsync_len = 70,
359 .upper_margin = 20,
360 .lower_margin = 5,
361 .vsync_len = 5,
362 .sync = 0,
363 },
364};
365
018882aa 366static int mackerel_set_brightness(int brightness)
1fbdfcde
MD		 367{
368 gpio_set_value(GPIO_PORT31, brightness);
369
370 return 0;
371}
372
c241a0e0 373static const struct sh_mobile_meram_cfg lcd_meram_cfg = {
1c7fcbed 374 .icb[0] = {
1c7fcbed
D		 375 .meram_size = 0x40,
376 },
377 .icb[1] = {
1c7fcbed
D		 378 .meram_size = 0x40,
379 },
380};
381
11fee467 382static struct sh_mobile_lcdc_info lcdc_info = {
1c7fcbed 383 .meram_dev = &mackerel_meram_info,
11fee467
KM		 384 .clock_source = LCDC_CLK_BUS,
385 .ch[0] = {
386 .chan = LCDC_CHAN_MAINLCD,
edd153a3 387 .fourcc = V4L2_PIX_FMT_RGB565,
93ff2598
LP		 388 .lcd_modes = mackerel_lcdc_modes,
389 .num_modes = ARRAY_SIZE(mackerel_lcdc_modes),
11fee467 390 .interface_type = RGB24,
2c34e939 391 .clock_divider = 3,
11fee467 392 .flags = 0,
afaad83b
LP		 393 .panel_cfg = {
394 .width = 152,
395 .height = 91,
1fbdfcde
MD		 396 },
397 .bl_info = {
398 .name = "sh_mobile_lcdc_bl",
399 .max_brightness = 1,
43059b0f 400 .set_brightness = mackerel_set_brightness,
1fbdfcde 401 },
1c7fcbed 402 .meram_cfg = &lcd_meram_cfg,
11fee467
KM		 403 }
404};
405
406static struct resource lcdc_resources[] = {
407 [0] = {
408 .name = "LCDC",
409 .start = 0xfe940000,
410 .end = 0xfe943fff,
411 .flags = IORESOURCE_MEM,
412 },
413 [1] = {
414 .start = intcs_evt2irq(0x580),
415 .flags = IORESOURCE_IRQ,
416 },
417};
418
419static struct platform_device lcdc_device = {
420 .name = "sh_mobile_lcdc_fb",
421 .num_resources = ARRAY_SIZE(lcdc_resources),
422 .resource = lcdc_resources,
423 .dev = {
424 .platform_data = &lcdc_info,
425 .coherent_dma_mask = ~0,
426 },
427};
428
a1022adb 429/* HDMI */
a1022adb 430static struct sh_mobile_hdmi_info hdmi_info = {
a1022adb
LP		 431 .flags = HDMI_SND_SRC_SPDIF,
432};
433
434static struct resource hdmi_resources[] = {
435 [0] = {
436 .name = "HDMI",
437 .start = 0xe6be0000,
438 .end = 0xe6be00ff,
439 .flags = IORESOURCE_MEM,
440 },
441 [1] = {
442 /* There's also an HDMI interrupt on INTCS @ 0x18e0 */
443 .start = evt2irq(0x17e0),
444 .flags = IORESOURCE_IRQ,
445 },
446};
447
448static struct platform_device hdmi_device = {
449 .name = "sh-mobile-hdmi",
450 .num_resources = ARRAY_SIZE(hdmi_resources),
451 .resource = hdmi_resources,
452 .id = -1,
453 .dev = {
454 .platform_data = &hdmi_info,
455 },
456};
457
c241a0e0 458static const struct sh_mobile_meram_cfg hdmi_meram_cfg = {
1c7fcbed 459 .icb[0] = {
1c7fcbed
D		 460 .meram_size = 0x100,
461 },
462 .icb[1] = {
1c7fcbed
D		 463 .meram_size = 0x100,
464 },
465};
a1022adb 466
12c4309b 467static struct sh_mobile_lcdc_info hdmi_lcdc_info = {
1c7fcbed 468 .meram_dev = &mackerel_meram_info,
12c4309b
KM		 469 .clock_source = LCDC_CLK_EXTERNAL,
470 .ch[0] = {
471 .chan = LCDC_CHAN_MAINLCD,
edd153a3 472 .fourcc = V4L2_PIX_FMT_RGB565,
12c4309b
KM		 473 .interface_type = RGB24,
474 .clock_divider = 1,
475 .flags = LCDC_FLAGS_DWPOL,
1c7fcbed 476 .meram_cfg = &hdmi_meram_cfg,
a1022adb 477 .tx_dev = &hdmi_device,
12c4309b
KM		 478 }
479};
480
481static struct resource hdmi_lcdc_resources[] = {
482 [0] = {
483 .name = "LCDC1",
484 .start = 0xfe944000,
485 .end = 0xfe947fff,
486 .flags = IORESOURCE_MEM,
487 },
488 [1] = {
489 .start = intcs_evt2irq(0x1780),
490 .flags = IORESOURCE_IRQ,
491 },
492};
493
494static struct platform_device hdmi_lcdc_device = {
495 .name = "sh_mobile_lcdc_fb",
496 .num_resources = ARRAY_SIZE(hdmi_lcdc_resources),
497 .resource = hdmi_lcdc_resources,
498 .id = 1,
499 .dev = {
500 .platform_data = &hdmi_lcdc_info,
501 .coherent_dma_mask = ~0,
502 },
503};
504
fa063b48
KM		 505static struct asoc_simple_card_info fsi2_hdmi_info = {
506 .name = "HDMI",
507 .card = "FSI2B-HDMI",
fa063b48
KM		 508 .codec = "sh-mobile-hdmi",
509 .platform = "sh_fsi2",
a4a2992c
KM		 510 .cpu_dai = {
511 .name = "fsib-dai",
512 .fmt = SND_SOC_DAIFMT_CBM_CFM | SND_SOC_DAIFMT_IB_NF,
513 },
514 .codec_dai = {
515 .name = "sh_mobile_hdmi-hifi",
516 },
fa063b48
KM		 517};
518
3f25c9cc 519static struct platform_device fsi_hdmi_device = {
fa063b48
KM		 520 .name = "asoc-simple-card",
521 .id = 1,
522 .dev = {
523 .platform_data = &fsi2_hdmi_info,
524 },
3f25c9cc
KM		 525};
526
2ce51f8b 527static void __init hdmi_init_pm_clock(void)
12c4309b
KM		 528{
529 struct clk *hdmi_ick = clk_get(&hdmi_device.dev, "ick");
530 int ret;
531 long rate;
532
533 if (IS_ERR(hdmi_ick)) {
534 ret = PTR_ERR(hdmi_ick);
535 pr_err("Cannot get HDMI ICK: %d\n", ret);
536 goto out;
537 }
538
539 ret = clk_set_parent(&sh7372_pllc2_clk, &sh7372_dv_clki_div2_clk);
540 if (ret < 0) {
541 pr_err("Cannot set PLLC2 parent: %d, %d users\n",
542 ret, sh7372_pllc2_clk.usecount);
543 goto out;
544 }
545
546 pr_debug("PLLC2 initial frequency %lu\n",
547 clk_get_rate(&sh7372_pllc2_clk));
548
549 rate = clk_round_rate(&sh7372_pllc2_clk, 594000000);
550 if (rate < 0) {
551 pr_err("Cannot get suitable rate: %ld\n", rate);
552 ret = rate;
553 goto out;
554 }
555
556 ret = clk_set_rate(&sh7372_pllc2_clk, rate);
557 if (ret < 0) {
558 pr_err("Cannot set rate %ld: %d\n", rate, ret);
559 goto out;
560 }
561
12c4309b
KM		 562 pr_debug("PLLC2 set frequency %lu\n", rate);
563
564 ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
2ce51f8b 565 if (ret < 0)
12c4309b 566 pr_err("Cannot set HDMI parent: %d\n", ret);
12c4309b
KM		 567
568out:
569 if (!IS_ERR(hdmi_ick))
570 clk_put(hdmi_ick);
12c4309b 571}
12c4309b 572
e2a53b7c
MD		 573/* USBHS0 is connected to CN22 which takes a USB Mini-B plug
574 *
575 * The sh7372 SoC has IRQ7 set aside for USBHS0 hotplug,
576 * but on this particular board IRQ7 is already used by
577 * the touch screen. This leaves us with software polling.
578 */
579#define USBHS0_POLL_INTERVAL (HZ * 5)
580
581struct usbhs_private {
0a4b04dc
AB		 582 void __iomem *usbphyaddr;
583 void __iomem *usbcrcaddr;
e2a53b7c
MD		 584 struct renesas_usbhs_platform_info info;
585 struct delayed_work work;
586 struct platform_device *pdev;
587};
588
589#define usbhs_get_priv(pdev) \
590 container_of(renesas_usbhs_get_info(pdev), \
591 struct usbhs_private, info)
592
593#define usbhs_is_connected(priv) \
594 (!((1 << 7) & __raw_readw(priv->usbcrcaddr)))
595
596static int usbhs_get_vbus(struct platform_device *pdev)
597{
598 return usbhs_is_connected(usbhs_get_priv(pdev));
599}
600
601static void usbhs_phy_reset(struct platform_device *pdev)
602{
603 struct usbhs_private *priv = usbhs_get_priv(pdev);
604
605 /* init phy */
606 __raw_writew(0x8a0a, priv->usbcrcaddr);
607}
608
609static int usbhs0_get_id(struct platform_device *pdev)
610{
611 return USBHS_GADGET;
612}
613
614static void usbhs0_work_function(struct work_struct *work)
615{
616 struct usbhs_private *priv = container_of(work, struct usbhs_private,
617 work.work);
618
619 renesas_usbhs_call_notify_hotplug(priv->pdev);
620 schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
621}
622
623static int usbhs0_hardware_init(struct platform_device *pdev)
624{
625 struct usbhs_private *priv = usbhs_get_priv(pdev);
626
627 priv->pdev = pdev;
628 INIT_DELAYED_WORK(&priv->work, usbhs0_work_function);
629 schedule_delayed_work(&priv->work, USBHS0_POLL_INTERVAL);
630 return 0;
631}
632
633static void usbhs0_hardware_exit(struct platform_device *pdev)
634{
635 struct usbhs_private *priv = usbhs_get_priv(pdev);
636
637 cancel_delayed_work_sync(&priv->work);
638}
639
e2a53b7c 640static struct usbhs_private usbhs0_private = {
0a4b04dc 641 .usbcrcaddr = IOMEM(0xe605810c), /* USBCR2 */
e2a53b7c
MD		 642 .info = {
643 .platform_callback = {
644 .hardware_init = usbhs0_hardware_init,
645 .hardware_exit = usbhs0_hardware_exit,
646 .phy_reset = usbhs_phy_reset,
647 .get_id = usbhs0_get_id,
648 .get_vbus = usbhs_get_vbus,
649 },
650 .driver_param = {
651 .buswait_bwait = 4,
fe437561
KM		 652 .d0_tx_id = SHDMA_SLAVE_USB0_TX,
653 .d1_rx_id = SHDMA_SLAVE_USB0_RX,
e2a53b7c
MD		 654 },
655 },
656};
657
658static struct resource usbhs0_resources[] = {
659 [0] = {
660 .name = "USBHS0",
661 .start = 0xe6890000,
662 .end = 0xe68900e6 - 1,
663 .flags = IORESOURCE_MEM,
664 },
665 [1] = {
666 .start = evt2irq(0x1ca0) /* USB0_USB0I0 */,
667 .flags = IORESOURCE_IRQ,
668 },
669};
670
671static struct platform_device usbhs0_device = {
672 .name = "renesas_usbhs",
673 .id = 0,
674 .dev = {
675 .platform_data = &usbhs0_private.info,
676 },
677 .num_resources = ARRAY_SIZE(usbhs0_resources),
678 .resource = usbhs0_resources,
679};
680
681/* USBHS1 is connected to CN31 which takes a USB Mini-AB plug
682 *
683 * Use J30 to select between Host and Function. This setting
684 * can however not be detected by software. Hotplug of USBHS1
685 * is provided via IRQ8.
0ada2da5
KM		 686 *
687 * Current USB1 works as "USB Host".
688 * - set J30 "short"
689 *
690 * If you want to use it as "USB gadget",
691 * - J30 "open"
692 * - modify usbhs1_get_id() USBHS_HOST -> USBHS_GADGET
693 * - add .get_vbus = usbhs_get_vbus in usbhs1_private
e26a6038 694 * - check usbhs0_device(pio)/usbhs1_device(irq) order in mackerel_devices.
e2a53b7c
MD		 695 */
696#define IRQ8 evt2irq(0x0300)
66ee3bef
KM		 697#define USB_PHY_MODE (1 << 4)
698#define USB_PHY_INT_EN ((1 << 3) | (1 << 2))
699#define USB_PHY_ON (1 << 1)
700#define USB_PHY_OFF (1 << 0)
701#define USB_PHY_INT_CLR (USB_PHY_ON | USB_PHY_OFF)
702
66ee3bef
KM		 703static irqreturn_t usbhs1_interrupt(int irq, void *data)
704{
705 struct platform_device *pdev = data;
706 struct usbhs_private *priv = usbhs_get_priv(pdev);
707
708 dev_dbg(&pdev->dev, "%s\n", __func__);
709
710 renesas_usbhs_call_notify_hotplug(pdev);
711
712 /* clear status */
713 __raw_writew(__raw_readw(priv->usbphyaddr) | USB_PHY_INT_CLR,
714 priv->usbphyaddr);
715
716 return IRQ_HANDLED;
717}
718
719static int usbhs1_hardware_init(struct platform_device *pdev)
720{
721 struct usbhs_private *priv = usbhs_get_priv(pdev);
722 int ret;
723
66ee3bef
KM		 724 /* clear interrupt status */
725 __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
726
e2a53b7c 727 ret = request_irq(IRQ8, usbhs1_interrupt, IRQF_TRIGGER_HIGH,
66ee3bef
KM		 728 dev_name(&pdev->dev), pdev);
729 if (ret) {
730 dev_err(&pdev->dev, "request_irq err\n");
731 return ret;
732 }
733
734 /* enable USB phy interrupt */
735 __raw_writew(USB_PHY_MODE | USB_PHY_INT_EN, priv->usbphyaddr);
736
737 return 0;
738}
739
740static void usbhs1_hardware_exit(struct platform_device *pdev)
741{
742 struct usbhs_private *priv = usbhs_get_priv(pdev);
743
744 /* clear interrupt status */
745 __raw_writew(USB_PHY_MODE | USB_PHY_INT_CLR, priv->usbphyaddr);
746
e2a53b7c 747 free_irq(IRQ8, pdev);
66ee3bef
KM		 748}
749
05a7929f
KM		 750static int usbhs1_get_id(struct platform_device *pdev)
751{
0ada2da5 752 return USBHS_HOST;
05a7929f
KM		 753}
754
66ee3bef
KM		 755static u32 usbhs1_pipe_cfg[] = {
756 USB_ENDPOINT_XFER_CONTROL,
757 USB_ENDPOINT_XFER_ISOC,
758 USB_ENDPOINT_XFER_ISOC,
759 USB_ENDPOINT_XFER_BULK,
760 USB_ENDPOINT_XFER_BULK,
761 USB_ENDPOINT_XFER_BULK,
762 USB_ENDPOINT_XFER_INT,
763 USB_ENDPOINT_XFER_INT,
764 USB_ENDPOINT_XFER_INT,
765 USB_ENDPOINT_XFER_BULK,
766 USB_ENDPOINT_XFER_BULK,
767 USB_ENDPOINT_XFER_BULK,
768 USB_ENDPOINT_XFER_BULK,
769 USB_ENDPOINT_XFER_BULK,
770 USB_ENDPOINT_XFER_BULK,
771 USB_ENDPOINT_XFER_BULK,
772};
773
774static struct usbhs_private usbhs1_private = {
0a4b04dc
AB		 775 .usbphyaddr = IOMEM(0xe60581e2), /* USBPHY1INTAP */
776 .usbcrcaddr = IOMEM(0xe6058130), /* USBCR4 */
66ee3bef
KM		 777 .info = {
778 .platform_callback = {
779 .hardware_init = usbhs1_hardware_init,
780 .hardware_exit = usbhs1_hardware_exit,
05a7929f 781 .get_id = usbhs1_get_id,
e2a53b7c 782 .phy_reset = usbhs_phy_reset,
66ee3bef
KM		 783 },
784 .driver_param = {
785 .buswait_bwait = 4,
f427eb64 786 .has_otg = 1,
66ee3bef
KM		 787 .pipe_type = usbhs1_pipe_cfg,
788 .pipe_size = ARRAY_SIZE(usbhs1_pipe_cfg),
fe437561
KM		 789 .d0_tx_id = SHDMA_SLAVE_USB1_TX,
790 .d1_rx_id = SHDMA_SLAVE_USB1_RX,
66ee3bef
KM		 791 },
792 },
793};
794
795static struct resource usbhs1_resources[] = {
796 [0] = {
e2a53b7c
MD		 797 .name = "USBHS1",
798 .start = 0xe68b0000,
799 .end = 0xe68b00e6 - 1,
66ee3bef
KM		 800 .flags = IORESOURCE_MEM,
801 },
802 [1] = {
803 .start = evt2irq(0x1ce0) /* USB1_USB1I0 */,
804 .flags = IORESOURCE_IRQ,
805 },
806};
807
808static struct platform_device usbhs1_device = {
809 .name = "renesas_usbhs",
810 .id = 1,
811 .dev = {
812 .platform_data = &usbhs1_private.info,
c8c3243c
KM		 813 .dma_mask = &usbhs1_device.dev.coherent_dma_mask,
814 .coherent_dma_mask = DMA_BIT_MASK(32),
66ee3bef
KM		 815 },
816 .num_resources = ARRAY_SIZE(usbhs1_resources),
817 .resource = usbhs1_resources,
818};
819
d44deb35
KM		 820/* LED */
821static struct gpio_led mackerel_leds[] = {
822 {
823 .name = "led0",
824 .gpio = GPIO_PORT0,
825 .default_state = LEDS_GPIO_DEFSTATE_ON,
826 },
827 {
828 .name = "led1",
829 .gpio = GPIO_PORT1,
830 .default_state = LEDS_GPIO_DEFSTATE_ON,
831 },
832 {
833 .name = "led2",
834 .gpio = GPIO_PORT2,
835 .default_state = LEDS_GPIO_DEFSTATE_ON,
836 },
837 {
838 .name = "led3",
839 .gpio = GPIO_PORT159,
840 .default_state = LEDS_GPIO_DEFSTATE_ON,
841 }
842};
843
844static struct gpio_led_platform_data mackerel_leds_pdata = {
845 .leds = mackerel_leds,
846 .num_leds = ARRAY_SIZE(mackerel_leds),
847};
848
849static struct platform_device leds_device = {
850 .name = "leds-gpio",
851 .id = 0,
852 .dev = {
853 .platform_data = &mackerel_leds_pdata,
854 },
855};
856
1a44d72a
KM		 857/* FSI */
858#define IRQ_FSI evt2irq(0x1840)
859static struct sh_fsi_platform_info fsi_info = {
fec691e7 860 .port_a = {
c650a1f4
KM		 861 .tx_id = SHDMA_SLAVE_FSIA_TX,
862 .rx_id = SHDMA_SLAVE_FSIA_RX,
fec691e7
KM		 863 },
864 .port_b = {
abca7581
KM		 865 .flags = SH_FSI_CLK_CPG |
866 SH_FSI_FMT_SPDIF,
fec691e7 867 }
1a44d72a
KM		 868};
869
870static struct resource fsi_resources[] = {
871 [0] = {
c650a1f4
KM		 872 /* we need 0xFE1F0000 to access DMA
873 * instead of 0xFE3C0000 */
1a44d72a 874 .name = "FSI",
c650a1f4
KM		 875 .start = 0xFE1F0000,
876 .end = 0xFE1F0400 - 1,
1a44d72a
KM		 877 .flags = IORESOURCE_MEM,
878 },
879 [1] = {
880 .start = IRQ_FSI,
881 .flags = IORESOURCE_IRQ,
882 },
883};
884
885static struct platform_device fsi_device = {
886 .name = "sh_fsi2",
887 .id = -1,
888 .num_resources = ARRAY_SIZE(fsi_resources),
889 .resource = fsi_resources,
890 .dev = {
891 .platform_data = &fsi_info,
892 },
893};
894
af8a2fe1 895static struct asoc_simple_card_info fsi2_ak4643_info = {
45f31216
KM		 896 .name = "AK4643",
897 .card = "FSI2A-AK4643",
45f31216
KM		 898 .codec = "ak4642-codec.0-0013",
899 .platform = "sh_fsi2",
a4a2992c
KM		 900 .daifmt = SND_SOC_DAIFMT_LEFT_J,
901 .cpu_dai = {
902 .name = "fsia-dai",
903 .fmt = SND_SOC_DAIFMT_CBS_CFS,
904 },
905 .codec_dai = {
906 .name = "ak4642-hifi",
907 .fmt = SND_SOC_DAIFMT_CBM_CFM,
908 .sysclk = 11289600,
909 },
45f31216
KM		 910};
911
1a44d72a 912static struct platform_device fsi_ak4643_device = {
af8a2fe1 913 .name = "asoc-simple-card",
45f31216
KM		 914 .dev = {
915 .platform_data = &fsi2_ak4643_info,
916 },
1a44d72a 917};
d44deb35 918
2aab52e8
BH		 919/* FLCTL */
920static struct mtd_partition nand_partition_info[] = {
921 {
922 .name = "system",
923 .offset = 0,
924 .size = 128 * 1024 * 1024,
925 },
926 {
927 .name = "userdata",
928 .offset = MTDPART_OFS_APPEND,
929 .size = 256 * 1024 * 1024,
930 },
931 {
932 .name = "cache",
933 .offset = MTDPART_OFS_APPEND,
934 .size = 128 * 1024 * 1024,
935 },
936};
937
938static struct resource nand_flash_resources[] = {
939 [0] = {
940 .start = 0xe6a30000,
941 .end = 0xe6a3009b,
942 .flags = IORESOURCE_MEM,
3042ac57
BH		 943 },
944 [1] = {
945 .start = evt2irq(0x0d80), /* flstei: status error irq */
946 .flags = IORESOURCE_IRQ,
947 },
2aab52e8
BH		 948};
949
950static struct sh_flctl_platform_data nand_flash_data = {
951 .parts = nand_partition_info,
952 .nr_parts = ARRAY_SIZE(nand_partition_info),
953 .flcmncr_val = CLK_16B_12L_4H | TYPESEL_SET
954 | SHBUSSEL | SEL_16BIT | SNAND_E,
955 .use_holden = 1,
956};
957
958static struct platform_device nand_flash_device = {
959 .name = "sh_flctl",
960 .resource = nand_flash_resources,
961 .num_resources = ARRAY_SIZE(nand_flash_resources),
962 .dev = {
963 .platform_data = &nand_flash_data,
964 },
965};
966
6dff7da2
YG		 967/*
968 * The card detect pin of the top SD/MMC slot (CN7) is active low and is
969 * connected to GPIO A22 of SH7372 (GPIO_PORT41).
970 */
971static int slot_cn7_get_cd(struct platform_device *pdev)
972{
ceb50f33 973 return !gpio_get_value(GPIO_PORT41);
6dff7da2
YG		 974}
975
976/* SDHI0 */
977static struct sh_mobile_sdhi_info sdhi0_info = {
978 .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
979 .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
2b3e38c4 980 .tmio_flags = TMIO_MMC_USE_GPIO_CD,
da97da73 981 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ,
2b3e38c4 982 .cd_gpio = GPIO_PORT172,
6dff7da2
YG		 983};
984
985static struct resource sdhi0_resources[] = {
986 [0] = {
987 .name = "SDHI0",
988 .start = 0xe6850000,
31d31fe7 989 .end = 0xe68500ff,
6dff7da2
YG		 990 .flags = IORESOURCE_MEM,
991 },
992 [1] = {
2007aea1
SH		 993 .start = evt2irq(0x0e00) /* SDHI0_SDHI0I0 */,
994 .flags = IORESOURCE_IRQ,
995 },
996 [2] = {
997 .start = evt2irq(0x0e20) /* SDHI0_SDHI0I1 */,
998 .flags = IORESOURCE_IRQ,
999 },
1000 [3] = {
1001 .start = evt2irq(0x0e40) /* SDHI0_SDHI0I2 */,
6dff7da2
YG		 1002 .flags = IORESOURCE_IRQ,
1003 },
1004};
1005
1006static struct platform_device sdhi0_device = {
1007 .name = "sh_mobile_sdhi",
1008 .num_resources = ARRAY_SIZE(sdhi0_resources),
1009 .resource = sdhi0_resources,
1010 .id = 0,
1011 .dev = {
1012 .platform_data = &sdhi0_info,
1013 },
1014};
1015
5bcd7517 1016#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2
YG		 1017/* SDHI1 */
1018static struct sh_mobile_sdhi_info sdhi1_info = {
1019 .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
1020 .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
1021 .tmio_ocr_mask = MMC_VDD_165_195,
1022 .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
da97da73 1023 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
6dff7da2
YG		 1024 MMC_CAP_NEEDS_POLL,
1025 .get_cd = slot_cn7_get_cd,
1026};
1027
1028static struct resource sdhi1_resources[] = {
1029 [0] = {
1030 .name = "SDHI1",
1031 .start = 0xe6860000,
31d31fe7 1032 .end = 0xe68600ff,
6dff7da2
YG		 1033 .flags = IORESOURCE_MEM,
1034 },
1035 [1] = {
cb2ccc32 1036 .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
2007aea1
SH		 1037 .start = evt2irq(0x0e80), /* SDHI1_SDHI1I0 */
1038 .flags = IORESOURCE_IRQ,
1039 },
1040 [2] = {
cb2ccc32 1041 .name = SH_MOBILE_SDHI_IRQ_SDCARD,
2007aea1
SH		 1042 .start = evt2irq(0x0ea0), /* SDHI1_SDHI1I1 */
1043 .flags = IORESOURCE_IRQ,
1044 },
1045 [3] = {
cb2ccc32 1046 .name = SH_MOBILE_SDHI_IRQ_SDIO,
2007aea1 1047 .start = evt2irq(0x0ec0), /* SDHI1_SDHI1I2 */
6dff7da2
YG		 1048 .flags = IORESOURCE_IRQ,
1049 },
1050};
1051
1052static struct platform_device sdhi1_device = {
1053 .name = "sh_mobile_sdhi",
1054 .num_resources = ARRAY_SIZE(sdhi1_resources),
1055 .resource = sdhi1_resources,
1056 .id = 1,
1057 .dev = {
1058 .platform_data = &sdhi1_info,
1059 },
1060};
41491b9a 1061#endif
6dff7da2 1062
da5d1f4c
YG		 1063/*
1064 * The card detect pin of the top SD/MMC slot (CN23) is active low and is
1065 * connected to GPIO SCIFB_SCK of SH7372 (GPIO_PORT162).
1066 */
1067static int slot_cn23_get_cd(struct platform_device *pdev)
1068{
1069 return !gpio_get_value(GPIO_PORT162);
1070}
1071
6dff7da2
YG		 1072/* SDHI2 */
1073static struct sh_mobile_sdhi_info sdhi2_info = {
1074 .dma_slave_tx = SHDMA_SLAVE_SDHI2_TX,
1075 .dma_slave_rx = SHDMA_SLAVE_SDHI2_RX,
1076 .tmio_flags = TMIO_MMC_WRPROTECT_DISABLE,
da97da73 1077 .tmio_caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_SDIO_IRQ |
6dff7da2 1078 MMC_CAP_NEEDS_POLL,
da5d1f4c 1079 .get_cd = slot_cn23_get_cd,
6dff7da2
YG		 1080};
1081
1082static struct resource sdhi2_resources[] = {
1083 [0] = {
1084 .name = "SDHI2",
1085 .start = 0xe6870000,
31d31fe7 1086 .end = 0xe68700ff,
6dff7da2
YG		 1087 .flags = IORESOURCE_MEM,
1088 },
1089 [1] = {
cb2ccc32 1090 .name = SH_MOBILE_SDHI_IRQ_CARD_DETECT,
2007aea1
SH		 1091 .start = evt2irq(0x1200), /* SDHI2_SDHI2I0 */
1092 .flags = IORESOURCE_IRQ,
1093 },
1094 [2] = {
cb2ccc32 1095 .name = SH_MOBILE_SDHI_IRQ_SDCARD,
2007aea1
SH		 1096 .start = evt2irq(0x1220), /* SDHI2_SDHI2I1 */
1097 .flags = IORESOURCE_IRQ,
1098 },
1099 [3] = {
cb2ccc32 1100 .name = SH_MOBILE_SDHI_IRQ_SDIO,
2007aea1 1101 .start = evt2irq(0x1240), /* SDHI2_SDHI2I2 */
6dff7da2
YG		 1102 .flags = IORESOURCE_IRQ,
1103 },
1104};
1105
1106static struct platform_device sdhi2_device = {
1107 .name = "sh_mobile_sdhi",
1108 .num_resources = ARRAY_SIZE(sdhi2_resources),
1109 .resource = sdhi2_resources,
1110 .id = 2,
1111 .dev = {
1112 .platform_data = &sdhi2_info,
1113 },
1114};
1115
41491b9a
YG		 1116/* SH_MMCIF */
1117static struct resource sh_mmcif_resources[] = {
1118 [0] = {
1119 .name = "MMCIF",
1120 .start = 0xE6BD0000,
1121 .end = 0xE6BD00FF,
1122 .flags = IORESOURCE_MEM,
1123 },
1124 [1] = {
1125 /* MMC ERR */
1126 .start = evt2irq(0x1ac0),
1127 .flags = IORESOURCE_IRQ,
1128 },
1129 [2] = {
1130 /* MMC NOR */
1131 .start = evt2irq(0x1ae0),
1132 .flags = IORESOURCE_IRQ,
1133 },
1134};
1135
1136static struct sh_mmcif_plat_data sh_mmcif_plat = {
1137 .sup_pclk = 0,
1138 .ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
1139 .caps = MMC_CAP_4_BIT_DATA |
1140 MMC_CAP_8_BIT_DATA |
1141 MMC_CAP_NEEDS_POLL,
1142 .get_cd = slot_cn7_get_cd,
d5bb386d
GL		 1143 .slave_id_tx = SHDMA_SLAVE_MMCIF_TX,
1144 .slave_id_rx = SHDMA_SLAVE_MMCIF_RX,
41491b9a
YG		 1145};
1146
1147static struct platform_device sh_mmcif_device = {
1148 .name = "sh_mmcif",
1149 .id = 0,
1150 .dev = {
1151 .dma_mask = NULL,
1152 .coherent_dma_mask = 0xffffffff,
1153 .platform_data = &sh_mmcif_plat,
1154 },
1155 .num_resources = ARRAY_SIZE(sh_mmcif_resources),
1156 .resource = sh_mmcif_resources,
1157};
1158
ae37c8de 1159
7dfff953
GL		 1160static int mackerel_camera_add(struct soc_camera_device *icd);
1161static void mackerel_camera_del(struct soc_camera_device *icd);
ae37c8de
MD		 1162
1163static int camera_set_capture(struct soc_camera_platform_info *info,
1164 int enable)
1165{
1166 return 0; /* camera sensor always enabled */
1167}
1168
1169static struct soc_camera_platform_info camera_info = {
1170 .format_name = "UYVY",
1171 .format_depth = 16,
1172 .format = {
1173 .code = V4L2_MBUS_FMT_UYVY8_2X8,
1174 .colorspace = V4L2_COLORSPACE_SMPTE170M,
1175 .field = V4L2_FIELD_NONE,
1176 .width = 640,
1177 .height = 480,
1178 },
d1e87ed7
GL		 1179 .mbus_param = V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_MASTER |
1180 V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_HIGH |
1181 V4L2_MBUS_DATA_ACTIVE_HIGH,
1182 .mbus_type = V4L2_MBUS_PARALLEL,
ae37c8de
MD		 1183 .set_capture = camera_set_capture,
1184};
1185
1186static struct soc_camera_link camera_link = {
1187 .bus_id = 0,
1188 .add_device = mackerel_camera_add,
1189 .del_device = mackerel_camera_del,
1190 .module_name = "soc_camera_platform",
1191 .priv = &camera_info,
1192};
1193
86a73144
GL		 1194static struct platform_device *camera_device;
1195
1196static void mackerel_camera_release(struct device *dev)
ae37c8de 1197{
86a73144 1198 soc_camera_platform_release(&camera_device);
ae37c8de
MD		 1199}
1200
7dfff953 1201static int mackerel_camera_add(struct soc_camera_device *icd)
ae37c8de 1202{
7dfff953 1203 return soc_camera_platform_add(icd, &camera_device, &camera_link,
86a73144 1204 mackerel_camera_release, 0);
ae37c8de
MD		 1205}
1206
7dfff953 1207static void mackerel_camera_del(struct soc_camera_device *icd)
ae37c8de 1208{
7dfff953 1209 soc_camera_platform_del(icd, camera_device, &camera_link);
ae37c8de
MD		 1210}
1211
1212static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
1213 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
ef8f41ff
GL		 1214 .max_width = 8188,
1215 .max_height = 8188,
ae37c8de
MD		 1216};
1217
1218static struct resource ceu_resources[] = {
1219 [0] = {
1220 .name = "CEU",
1221 .start = 0xfe910000,
1222 .end = 0xfe91009f,
1223 .flags = IORESOURCE_MEM,
1224 },
1225 [1] = {
1226 .start = intcs_evt2irq(0x880),
1227 .flags = IORESOURCE_IRQ,
1228 },
1229 [2] = {
1230 /* place holder for contiguous memory */
1231 },
1232};
1233
1234static struct platform_device ceu_device = {
1235 .name = "sh_mobile_ceu",
1236 .id = 0, /* "ceu0" clock */
1237 .num_resources = ARRAY_SIZE(ceu_resources),
1238 .resource = ceu_resources,
1239 .dev = {
05a5f01c
GL		 1240 .platform_data = &sh_mobile_ceu_info,
1241 .coherent_dma_mask = 0xffffffff,
ae37c8de
MD		 1242 },
1243};
1244
1245static struct platform_device mackerel_camera = {
1246 .name = "soc-camera-pdrv",
1247 .id = 0,
1248 .dev = {
1249 .platform_data = &camera_link,
1250 },
1251};
1252
920adc75
KM		 1253static struct platform_device *mackerel_devices[] __initdata = {
1254 &nor_flash_device,
2264c151 1255 &smc911x_device,
11fee467 1256 &lcdc_device,
5a568552 1257 &usbhs0_device,
e26a6038 1258 &usbhs1_device,
d44deb35 1259 &leds_device,
1a44d72a
KM		 1260 &fsi_device,
1261 &fsi_ak4643_device,
3f25c9cc 1262 &fsi_hdmi_device,
2aab52e8 1263 &nand_flash_device,
6dff7da2 1264 &sdhi0_device,
5bcd7517 1265#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2 1266 &sdhi1_device,
41491b9a 1267#endif
6dff7da2 1268 &sdhi2_device,
41491b9a 1269 &sh_mmcif_device,
ae37c8de
MD		 1270 &ceu_device,
1271 &mackerel_camera,
12c4309b 1272 &hdmi_device,
a1022adb 1273 &hdmi_lcdc_device,
1c7fcbed 1274 &meram_device,
1a44d72a
KM		 1275};
1276
cd8ab004
TS		 1277/* Keypad Initialization */
1278#define KEYPAD_BUTTON(ev_type, ev_code, act_low) \
1279{ \
1280 .type = ev_type, \
1281 .code = ev_code, \
1282 .active_low = act_low, \
1283}
1284
1285#define KEYPAD_BUTTON_LOW(event_code) KEYPAD_BUTTON(EV_KEY, event_code, 1)
1286
1287static struct tca6416_button mackerel_gpio_keys[] = {
1288 KEYPAD_BUTTON_LOW(KEY_HOME),
1289 KEYPAD_BUTTON_LOW(KEY_MENU),
1290 KEYPAD_BUTTON_LOW(KEY_BACK),
1291 KEYPAD_BUTTON_LOW(KEY_POWER),
1292};
1293
1294static struct tca6416_keys_platform_data mackerel_tca6416_keys_info = {
1295 .buttons = mackerel_gpio_keys,
1296 .nbuttons = ARRAY_SIZE(mackerel_gpio_keys),
1297 .rep = 1,
1298 .use_polling = 0,
1299 .pinmask = 0x000F,
1300};
1301
1a44d72a 1302/* I2C */
6ae1e19d 1303#define IRQ7 evt2irq(0x02e0)
cd8ab004
TS		 1304#define IRQ9 evt2irq(0x0320)
1305
1a44d72a
KM		 1306static struct i2c_board_info i2c0_devices[] = {
1307 {
1308 I2C_BOARD_INFO("ak4643", 0x13),
1309 },
cd8ab004
TS		 1310 /* Keypad */
1311 {
1312 I2C_BOARD_INFO("tca6408-keys", 0x20),
1313 .platform_data = &mackerel_tca6416_keys_info,
1314 .irq = IRQ9,
1315 },
6ae1e19d
TS		 1316 /* Touchscreen */
1317 {
1318 I2C_BOARD_INFO("st1232-ts", 0x55),
1319 .irq = IRQ7,
1320 },
920adc75
KM		 1321};
1322
80f1dc7c
TS		 1323#define IRQ21 evt2irq(0x32a0)
1324
1325static struct i2c_board_info i2c1_devices[] = {
1326 /* Accelerometer */
1327 {
1328 I2C_BOARD_INFO("adxl34x", 0x53),
1329 .irq = IRQ21,
1330 },
1331};
1332
0a4b04dc
AB		 1333#define GPIO_PORT9CR IOMEM(0xE6051009)
1334#define GPIO_PORT10CR IOMEM(0xE605100A)
1335#define GPIO_PORT167CR IOMEM(0xE60520A7)
1336#define GPIO_PORT168CR IOMEM(0xE60520A8)
1337#define SRCR4 IOMEM(0xe61580bc)
1338#define USCCR1 IOMEM(0xE6058144)
920adc75
KM		 1339static void __init mackerel_init(void)
1340{
ac18e02d
RW		 1341 struct pm_domain_device domain_devices[] = {
1342 { "A4LC", &lcdc_device, },
1343 { "A4LC", &hdmi_lcdc_device, },
1344 { "A4LC", &meram_device, },
1345 { "A4MP", &fsi_device, },
1346 { "A3SP", &usbhs0_device, },
1347 { "A3SP", &usbhs1_device, },
1348 { "A3SP", &nand_flash_device, },
1349 { "A3SP", &sh_mmcif_device, },
1350 { "A3SP", &sdhi0_device, },
1351#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
1352 { "A3SP", &sdhi1_device, },
1353#endif
1354 { "A3SP", &sdhi2_device, },
1355 { "A4R", &ceu_device, },
b42879e2 1356 };
12c4309b 1357 u32 srcr4;
98d27b8a 1358 struct clk *clk;
12c4309b 1359
70ccb28d
GL		 1360 regulator_register_always_on(0, "fixed-1.8V", fixed1v8_power_consumers,
1361 ARRAY_SIZE(fixed1v8_power_consumers), 1800000);
1362 regulator_register_always_on(1, "fixed-3.3V", fixed3v3_power_consumers,
1363 ARRAY_SIZE(fixed3v3_power_consumers), 3300000);
1364 regulator_register_fixed(2, dummy_supplies, ARRAY_SIZE(dummy_supplies));
1365
12bb16d2
MD		 1366 /* External clock source */
1367 clk_set_rate(&sh7372_dv_clki_clk, 27000000);
1368
920adc75
KM		 1369 sh7372_pinmux_init();
1370
1371 /* enable SCIFA0 */
1372 gpio_request(GPIO_FN_SCIFA0_TXD, NULL);
1373 gpio_request(GPIO_FN_SCIFA0_RXD, NULL);
1374
2264c151
KM		 1375 /* enable SMSC911X */
1376 gpio_request(GPIO_FN_CS5A, NULL);
1377 gpio_request(GPIO_FN_IRQ6_39, NULL);
1378
11fee467 1379 /* LCDC */
eb87e677
KM		 1380 gpio_request(GPIO_FN_LCDD23, NULL);
1381 gpio_request(GPIO_FN_LCDD22, NULL);
1382 gpio_request(GPIO_FN_LCDD21, NULL);
1383 gpio_request(GPIO_FN_LCDD20, NULL);
1384 gpio_request(GPIO_FN_LCDD19, NULL);
1385 gpio_request(GPIO_FN_LCDD18, NULL);
11fee467
KM		 1386 gpio_request(GPIO_FN_LCDD17, NULL);
1387 gpio_request(GPIO_FN_LCDD16, NULL);
1388 gpio_request(GPIO_FN_LCDD15, NULL);
1389 gpio_request(GPIO_FN_LCDD14, NULL);
1390 gpio_request(GPIO_FN_LCDD13, NULL);
1391 gpio_request(GPIO_FN_LCDD12, NULL);
1392 gpio_request(GPIO_FN_LCDD11, NULL);
1393 gpio_request(GPIO_FN_LCDD10, NULL);
1394 gpio_request(GPIO_FN_LCDD9, NULL);
1395 gpio_request(GPIO_FN_LCDD8, NULL);
1396 gpio_request(GPIO_FN_LCDD7, NULL);
1397 gpio_request(GPIO_FN_LCDD6, NULL);
1398 gpio_request(GPIO_FN_LCDD5, NULL);
1399 gpio_request(GPIO_FN_LCDD4, NULL);
1400 gpio_request(GPIO_FN_LCDD3, NULL);
1401 gpio_request(GPIO_FN_LCDD2, NULL);
1402 gpio_request(GPIO_FN_LCDD1, NULL);
1403 gpio_request(GPIO_FN_LCDD0, NULL);
1404 gpio_request(GPIO_FN_LCDDISP, NULL);
1405 gpio_request(GPIO_FN_LCDDCK, NULL);
1406
1407 gpio_request(GPIO_PORT31, NULL); /* backlight */
1fbdfcde 1408 gpio_direction_output(GPIO_PORT31, 0); /* off by default */
11fee467
KM		 1409
1410 gpio_request(GPIO_PORT151, NULL); /* LCDDON */
1411 gpio_direction_output(GPIO_PORT151, 1);
1412
e2a53b7c
MD		 1413 /* USBHS0 */
1414 gpio_request(GPIO_FN_VBUS0_0, NULL);
c721e0cb 1415 gpio_request_pulldown(GPIO_PORT168CR); /* VBUS0_0 pull down */
e2a53b7c
MD		 1416
1417 /* USBHS1 */
1418 gpio_request(GPIO_FN_VBUS0_1, NULL);
c721e0cb 1419 gpio_request_pulldown(GPIO_PORT167CR); /* VBUS0_1 pull down */
e2a53b7c
MD		 1420 gpio_request(GPIO_FN_IDIN_1_113, NULL);
1421
1a44d72a
KM		 1422 /* enable FSI2 port A (ak4643) */
1423 gpio_request(GPIO_FN_FSIAIBT, NULL);
1424 gpio_request(GPIO_FN_FSIAILR, NULL);
1425 gpio_request(GPIO_FN_FSIAISLD, NULL);
1426 gpio_request(GPIO_FN_FSIAOSLD, NULL);
1427 gpio_request(GPIO_PORT161, NULL);
1428 gpio_direction_output(GPIO_PORT161, 0); /* slave */
1429
1430 gpio_request(GPIO_PORT9, NULL);
1431 gpio_request(GPIO_PORT10, NULL);
c721e0cb
KM		 1432 gpio_direction_none(GPIO_PORT9CR); /* FSIAOBT needs no direction */
1433 gpio_direction_none(GPIO_PORT10CR); /* FSIAOLR needs no direction */
1a44d72a
KM		 1434
1435 intc_set_priority(IRQ_FSI, 3); /* irq priority FSI(3) > SMSC911X(2) */
1436
98d27b8a
KM		 1437 /* setup FSI2 port B (HDMI) */
1438 gpio_request(GPIO_FN_FSIBCK, NULL);
1439 __raw_writew(__raw_readw(USCCR1) & ~(1 << 6), USCCR1); /* use SPDIF */
1440
1441 /* set SPU2 clock to 119.6 MHz */
1442 clk = clk_get(NULL, "spu_clk");
1443 if (!IS_ERR(clk)) {
1444 clk_set_rate(clk, clk_round_rate(clk, 119600000));
1445 clk_put(clk);
1446 }
1447
cd8ab004
TS		 1448 /* enable Keypad */
1449 gpio_request(GPIO_FN_IRQ9_42, NULL);
6845664a 1450 irq_set_irq_type(IRQ9, IRQ_TYPE_LEVEL_HIGH);
cd8ab004 1451
6ae1e19d
TS		 1452 /* enable Touchscreen */
1453 gpio_request(GPIO_FN_IRQ7_40, NULL);
6845664a 1454 irq_set_irq_type(IRQ7, IRQ_TYPE_LEVEL_LOW);
6ae1e19d 1455
80f1dc7c
TS		 1456 /* enable Accelerometer */
1457 gpio_request(GPIO_FN_IRQ21, NULL);
6845664a 1458 irq_set_irq_type(IRQ21, IRQ_TYPE_LEVEL_HIGH);
1a44d72a 1459
6dff7da2 1460 /* enable SDHI0 */
6dff7da2
YG		 1461 gpio_request(GPIO_FN_SDHIWP0, NULL);
1462 gpio_request(GPIO_FN_SDHICMD0, NULL);
1463 gpio_request(GPIO_FN_SDHICLK0, NULL);
1464 gpio_request(GPIO_FN_SDHID0_3, NULL);
1465 gpio_request(GPIO_FN_SDHID0_2, NULL);
1466 gpio_request(GPIO_FN_SDHID0_1, NULL);
1467 gpio_request(GPIO_FN_SDHID0_0, NULL);
1468
56fb523f
GL		 1469 /* SDHI0 PORT172 card-detect IRQ26 */
1470 gpio_request(GPIO_FN_IRQ26_172, NULL);
1471
5bcd7517 1472#if !defined(CONFIG_MMC_SH_MMCIF) && !defined(CONFIG_MMC_SH_MMCIF_MODULE)
6dff7da2
YG		 1473 /* enable SDHI1 */
1474 gpio_request(GPIO_FN_SDHICMD1, NULL);
1475 gpio_request(GPIO_FN_SDHICLK1, NULL);
1476 gpio_request(GPIO_FN_SDHID1_3, NULL);
1477 gpio_request(GPIO_FN_SDHID1_2, NULL);
1478 gpio_request(GPIO_FN_SDHID1_1, NULL);
1479 gpio_request(GPIO_FN_SDHID1_0, NULL);
41491b9a 1480#endif
6dff7da2
YG		 1481 /* card detect pin for MMC slot (CN7) */
1482 gpio_request(GPIO_PORT41, NULL);
1483 gpio_direction_input(GPIO_PORT41);
1484
1485 /* enable SDHI2 */
1486 gpio_request(GPIO_FN_SDHICMD2, NULL);
1487 gpio_request(GPIO_FN_SDHICLK2, NULL);
1488 gpio_request(GPIO_FN_SDHID2_3, NULL);
1489 gpio_request(GPIO_FN_SDHID2_2, NULL);
1490 gpio_request(GPIO_FN_SDHID2_1, NULL);
1491 gpio_request(GPIO_FN_SDHID2_0, NULL);
1492
da5d1f4c
YG		 1493 /* card detect pin for microSD slot (CN23) */
1494 gpio_request(GPIO_PORT162, NULL);
1495 gpio_direction_input(GPIO_PORT162);
1496
41491b9a
YG		 1497 /* MMCIF */
1498 gpio_request(GPIO_FN_MMCD0_0, NULL);
1499 gpio_request(GPIO_FN_MMCD0_1, NULL);
1500 gpio_request(GPIO_FN_MMCD0_2, NULL);
1501 gpio_request(GPIO_FN_MMCD0_3, NULL);
1502 gpio_request(GPIO_FN_MMCD0_4, NULL);
1503 gpio_request(GPIO_FN_MMCD0_5, NULL);
1504 gpio_request(GPIO_FN_MMCD0_6, NULL);
1505 gpio_request(GPIO_FN_MMCD0_7, NULL);
1506 gpio_request(GPIO_FN_MMCCMD0, NULL);
1507 gpio_request(GPIO_FN_MMCCLK0, NULL);
1508
2aab52e8
BH		 1509 /* FLCTL */
1510 gpio_request(GPIO_FN_D0_NAF0, NULL);
1511 gpio_request(GPIO_FN_D1_NAF1, NULL);
1512 gpio_request(GPIO_FN_D2_NAF2, NULL);
1513 gpio_request(GPIO_FN_D3_NAF3, NULL);
1514 gpio_request(GPIO_FN_D4_NAF4, NULL);
1515 gpio_request(GPIO_FN_D5_NAF5, NULL);
1516 gpio_request(GPIO_FN_D6_NAF6, NULL);
1517 gpio_request(GPIO_FN_D7_NAF7, NULL);
1518 gpio_request(GPIO_FN_D8_NAF8, NULL);
1519 gpio_request(GPIO_FN_D9_NAF9, NULL);
1520 gpio_request(GPIO_FN_D10_NAF10, NULL);
1521 gpio_request(GPIO_FN_D11_NAF11, NULL);
1522 gpio_request(GPIO_FN_D12_NAF12, NULL);
1523 gpio_request(GPIO_FN_D13_NAF13, NULL);
1524 gpio_request(GPIO_FN_D14_NAF14, NULL);
1525 gpio_request(GPIO_FN_D15_NAF15, NULL);
1526 gpio_request(GPIO_FN_FCE0, NULL);
1527 gpio_request(GPIO_FN_WE0_FWE, NULL);
1528 gpio_request(GPIO_FN_FRB, NULL);
1529 gpio_request(GPIO_FN_A4_FOE, NULL);
1530 gpio_request(GPIO_FN_A5_FCDE, NULL);
1531 gpio_request(GPIO_FN_RD_FSC, NULL);
1532
56e78daf
YG		 1533 /* enable GPS module (GT-720F) */
1534 gpio_request(GPIO_FN_SCIFA2_TXD1, NULL);
1535 gpio_request(GPIO_FN_SCIFA2_RXD1, NULL);
1536
ae37c8de
MD		 1537 /* CEU */
1538 gpio_request(GPIO_FN_VIO_CLK, NULL);
1539 gpio_request(GPIO_FN_VIO_VD, NULL);
1540 gpio_request(GPIO_FN_VIO_HD, NULL);
1541 gpio_request(GPIO_FN_VIO_FIELD, NULL);
1542 gpio_request(GPIO_FN_VIO_CKO, NULL);
1543 gpio_request(GPIO_FN_VIO_D7, NULL);
1544 gpio_request(GPIO_FN_VIO_D6, NULL);
1545 gpio_request(GPIO_FN_VIO_D5, NULL);
1546 gpio_request(GPIO_FN_VIO_D4, NULL);
1547 gpio_request(GPIO_FN_VIO_D3, NULL);
1548 gpio_request(GPIO_FN_VIO_D2, NULL);
1549 gpio_request(GPIO_FN_VIO_D1, NULL);
1550 gpio_request(GPIO_FN_VIO_D0, NULL);
1551
12c4309b
KM		 1552 /* HDMI */
1553 gpio_request(GPIO_FN_HDMI_HPD, NULL);
1554 gpio_request(GPIO_FN_HDMI_CEC, NULL);
1555
1556 /* Reset HDMI, must be held at least one EXTALR (32768Hz) period */
1557 srcr4 = __raw_readl(SRCR4);
1558 __raw_writel(srcr4 | (1 << 13), SRCR4);
1559 udelay(50);
1560 __raw_writel(srcr4 & ~(1 << 13), SRCR4);
1561
1a44d72a
KM		 1562 i2c_register_board_info(0, i2c0_devices,
1563 ARRAY_SIZE(i2c0_devices));
80f1dc7c
TS		 1564 i2c_register_board_info(1, i2c1_devices,
1565 ARRAY_SIZE(i2c1_devices));
11fee467 1566
920adc75
KM		 1567 sh7372_add_standard_devices();
1568
1569 platform_add_devices(mackerel_devices, ARRAY_SIZE(mackerel_devices));
2ce51f8b 1570
ac18e02d
RW		 1571 rmobile_add_devices_to_domains(domain_devices,
1572 ARRAY_SIZE(domain_devices));
e3e01091 1573
2ce51f8b 1574 hdmi_init_pm_clock();
97991657 1575 sh7372_pm_init();
a41b6466 1576 pm_clk_add(&fsi_device.dev, "spu2");
5c3f96b2 1577 pm_clk_add(&hdmi_lcdc_device.dev, "hdmi");
920adc75
KM		 1578}
1579
0ce53cdc
NI		 1580static const char *mackerel_boards_compat_dt[] __initdata = {
1581 "renesas,mackerel",
1582 NULL,
1583};
1584
1585DT_MACHINE_START(MACKEREL_DT, "mackerel")
426f1af9 1586 .map_io = sh7372_map_io,
5d7220ec 1587 .init_early = sh7372_add_early_devices,
920adc75 1588 .init_irq = sh7372_init_irq,
863b1719 1589 .handle_irq = shmobile_handle_irq_intc,
920adc75 1590 .init_machine = mackerel_init,
caaca999 1591 .init_late = sh7372_pm_init_late,
17254bff 1592 .timer = &shmobile_timer,
0ce53cdc 1593 .dt_compat = mackerel_boards_compat_dt,
920adc75 1594MACHINE_END
Linux kernel - Deliverables
This page took 0.235767 seconds and 5 git commands to generate.