[deliverable/linux.git] / arch / arm / mach-shmobile / setup-r8a7791.c

/*
 * r8a7791 processor support
 *
 * Copyright (C) 2013  Renesas Electronics Corporation
 * Copyright (C) 2013  Renesas Solutions Corp.
 * Copyright (C) 2013  Magnus Damm
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 */

#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/of_platform.h>
#include <linux/platform_data/irq-renesas-irqc.h>
#include <linux/serial_sci.h>
#include <linux/sh_timer.h>
#include <mach/common.h>
#include <mach/irqs.h>
#include <mach/r8a7791.h>
#include <mach/rcar-gen2.h>
#include <asm/mach/arch.h>

#define SCIF_COMMON(scif_type, baseaddr, irq)			\
	.type		= scif_type,				\
	.mapbase	= baseaddr,				\
	.flags		= UPF_BOOT_AUTOCONF | UPF_IOREMAP,	\
	.irqs		= SCIx_IRQ_MUXED(irq)

#define SCIFA_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_SCIFA, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_4,			\
	.scscr = SCSCR_RE | SCSCR_TE,	\
}

#define SCIFB_DATA(index, baseaddr, irq)	\
[index] = {					\
	SCIF_COMMON(PORT_SCIFB, baseaddr, irq),	\
	.scbrr_algo_id	= SCBRR_ALGO_4,		\
	.scscr = SCSCR_RE | SCSCR_TE,		\
}

#define SCIF_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_SCIF, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_2,			\
	.scscr = SCSCR_RE | SCSCR_TE,	\
}

#define HSCIF_DATA(index, baseaddr, irq)		\
[index] = {						\
	SCIF_COMMON(PORT_HSCIF, baseaddr, irq),		\
	.scbrr_algo_id	= SCBRR_ALGO_6,			\
	.scscr = SCSCR_RE | SCSCR_TE,	\
}

enum { SCIFA0, SCIFA1, SCIFB0, SCIFB1, SCIFB2, SCIFA2, SCIF0, SCIF1,
	SCIF2, SCIF3, SCIF4, SCIF5, SCIFA3, SCIFA4, SCIFA5 };

static const struct plat_sci_port scif[] __initconst = {
	SCIFA_DATA(SCIFA0, 0xe6c40000, gic_spi(144)), /* SCIFA0 */
	SCIFA_DATA(SCIFA1, 0xe6c50000, gic_spi(145)), /* SCIFA1 */
	SCIFB_DATA(SCIFB0, 0xe6c20000, gic_spi(148)), /* SCIFB0 */
	SCIFB_DATA(SCIFB1, 0xe6c30000, gic_spi(149)), /* SCIFB1 */
	SCIFB_DATA(SCIFB2, 0xe6ce0000, gic_spi(150)), /* SCIFB2 */
	SCIFA_DATA(SCIFA2, 0xe6c60000, gic_spi(151)), /* SCIFA2 */
	SCIF_DATA(SCIF0, 0xe6e60000, gic_spi(152)), /* SCIF0 */
	SCIF_DATA(SCIF1, 0xe6e68000, gic_spi(153)), /* SCIF1 */
	SCIF_DATA(SCIF2, 0xe6e58000, gic_spi(22)), /* SCIF2 */
	SCIF_DATA(SCIF3, 0xe6ea8000, gic_spi(23)), /* SCIF3 */
	SCIF_DATA(SCIF4, 0xe6ee0000, gic_spi(24)), /* SCIF4 */
	SCIF_DATA(SCIF5, 0xe6ee8000, gic_spi(25)), /* SCIF5 */
	SCIFA_DATA(SCIFA3, 0xe6c70000, gic_spi(29)), /* SCIFA3 */
	SCIFA_DATA(SCIFA4, 0xe6c78000, gic_spi(30)), /* SCIFA4 */
	SCIFA_DATA(SCIFA5, 0xe6c80000, gic_spi(31)), /* SCIFA5 */
};

static inline void r8a7791_register_scif(int idx)
{
	platform_device_register_data(&platform_bus, "sh-sci", idx, &scif[idx],
				      sizeof(struct plat_sci_port));
}

static const struct sh_timer_config cmt00_platform_data __initconst = {
	.name = "CMT00",
	.timer_bit = 0,
	.clockevent_rating = 80,
};

static const struct resource cmt00_resources[] __initconst = {
	DEFINE_RES_MEM(0xffca0510, 0x0c),
	DEFINE_RES_MEM(0xffca0500, 0x04),
	DEFINE_RES_IRQ(gic_spi(142)), /* CMT0_0 */
};

#define r8a7791_register_cmt(idx)					\
	platform_device_register_resndata(&platform_bus, "sh_cmt",	\
					  idx, cmt##idx##_resources,	\
					  ARRAY_SIZE(cmt##idx##_resources), \
					  &cmt##idx##_platform_data,	\
					  sizeof(struct sh_timer_config))

static struct renesas_irqc_config irqc0_data = {
	.irq_base = irq_pin(0), /* IRQ0 -> IRQ9 */
};

static struct resource irqc0_resources[] = {
	DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
	DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
	DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
	DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
	DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
	DEFINE_RES_IRQ(gic_spi(12)), /* IRQ4 */
	DEFINE_RES_IRQ(gic_spi(13)), /* IRQ5 */
	DEFINE_RES_IRQ(gic_spi(14)), /* IRQ6 */
	DEFINE_RES_IRQ(gic_spi(15)), /* IRQ7 */
	DEFINE_RES_IRQ(gic_spi(16)), /* IRQ8 */
	DEFINE_RES_IRQ(gic_spi(17)), /* IRQ9 */
};

#define r8a7791_register_irqc(idx)					\
	platform_device_register_resndata(&platform_bus, "renesas_irqc", \
					  idx, irqc##idx##_resources,	\
					  ARRAY_SIZE(irqc##idx##_resources), \
					  &irqc##idx##_data,		\
					  sizeof(struct renesas_irqc_config))

void __init r8a7791_add_dt_devices(void)
{
	r8a7791_register_scif(SCIFA0);
	r8a7791_register_scif(SCIFA1);
	r8a7791_register_scif(SCIFB0);
	r8a7791_register_scif(SCIFB1);
	r8a7791_register_scif(SCIFB2);
	r8a7791_register_scif(SCIFA2);
	r8a7791_register_scif(SCIF0);
	r8a7791_register_scif(SCIF1);
	r8a7791_register_scif(SCIF2);
	r8a7791_register_scif(SCIF3);
	r8a7791_register_scif(SCIF4);
	r8a7791_register_scif(SCIF5);
	r8a7791_register_scif(SCIFA3);
	r8a7791_register_scif(SCIFA4);
	r8a7791_register_scif(SCIFA5);
	r8a7791_register_cmt(00);
}

void __init r8a7791_add_standard_devices(void)
{
	r8a7791_add_dt_devices();
	r8a7791_register_irqc(0);
}

void __init r8a7791_init_early(void)
{
#ifndef CONFIG_ARM_ARCH_TIMER
	shmobile_setup_delay(1300, 2, 4); /* Cortex-A15 @ 1300MHz */
#endif
}

#ifdef CONFIG_USE_OF
static const char *r8a7791_boards_compat_dt[] __initdata = {
	"renesas,r8a7791",
	NULL,
};

DT_MACHINE_START(R8A7791_DT, "Generic R8A7791 (Flattened Device Tree)")
	.init_early	= r8a7791_init_early,
	.init_time	= rcar_gen2_timer_init,
	.dt_compat	= r8a7791_boards_compat_dt,
MACHINE_END
#endif /* CONFIG_USE_OF */
Commit	Line	Data
0d0771ab HN	1	/*
	2	* r8a7791 processor support
	3	*
	4	* Copyright (C) 2013 Renesas Electronics Corporation
	5	* Copyright (C) 2013 Renesas Solutions Corp.
	6	* Copyright (C) 2013 Magnus Damm
	7	*
	8	* This program is free software; you can redistribute it and/or modify
	9	* it under the terms of the GNU General Public License as published by
	10	* the Free Software Foundation; version 2 of the License.
	11	*
	12	* This program is distributed in the hope that it will be useful,
	13	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	14	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	15	* GNU General Public License for more details.
	16	*
	17	* You should have received a copy of the GNU General Public License
	18	* along with this program; if not, write to the Free Software
	19	* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
	20	*/
	21
	22	#include <linux/irq.h>
	23	#include <linux/kernel.h>
	24	#include <linux/of_platform.h>
454d320c	25	#include <linux/platform_data/irq-renesas-irqc.h>
e6491d08	26	#include <linux/serial_sci.h>
1bebd72a	27	#include <linux/sh_timer.h>
0d0771ab	28	#include <mach/common.h>
e6491d08	29	#include <mach/irqs.h>
0d0771ab	30	#include <mach/r8a7791.h>
cd8344f4	31	#include <mach/rcar-gen2.h>
0d0771ab HN	32	#include <asm/mach/arch.h>
0d0771ab HN	33
e6491d08 YF	34	#define SCIF_COMMON(scif_type, baseaddr, irq) \
	35	.type = scif_type, \
	36	.mapbase = baseaddr, \
	37	.flags = UPF_BOOT_AUTOCONF \| UPF_IOREMAP, \
	38	.irqs = SCIx_IRQ_MUXED(irq)
	39
	40	#define SCIFA_DATA(index, baseaddr, irq) \
	41	[index] = { \
	42	SCIF_COMMON(PORT_SCIFA, baseaddr, irq), \
	43	.scbrr_algo_id = SCBRR_ALGO_4, \
	44	.scscr = SCSCR_RE \| SCSCR_TE, \
	45	}
	46
	47	#define SCIFB_DATA(index, baseaddr, irq) \
	48	[index] = { \
	49	SCIF_COMMON(PORT_SCIFB, baseaddr, irq), \
	50	.scbrr_algo_id = SCBRR_ALGO_4, \
	51	.scscr = SCSCR_RE \| SCSCR_TE, \
	52	}
	53
	54	#define SCIF_DATA(index, baseaddr, irq) \
	55	[index] = { \
	56	SCIF_COMMON(PORT_SCIF, baseaddr, irq), \
	57	.scbrr_algo_id = SCBRR_ALGO_2, \
	58	.scscr = SCSCR_RE \| SCSCR_TE, \
	59	}
	60
	61	#define HSCIF_DATA(index, baseaddr, irq) \
	62	[index] = { \
	63	SCIF_COMMON(PORT_HSCIF, baseaddr, irq), \
	64	.scbrr_algo_id = SCBRR_ALGO_6, \
	65	.scscr = SCSCR_RE \| SCSCR_TE, \
	66	}
	67
	68	enum { SCIFA0, SCIFA1, SCIFB0, SCIFB1, SCIFB2, SCIFA2, SCIF0, SCIF1,
	69	SCIF2, SCIF3, SCIF4, SCIF5, SCIFA3, SCIFA4, SCIFA5 };
	70
	71	static const struct plat_sci_port scif[] __initconst = {
	72	SCIFA_DATA(SCIFA0, 0xe6c40000, gic_spi(144)), /* SCIFA0 */
	73	SCIFA_DATA(SCIFA1, 0xe6c50000, gic_spi(145)), /* SCIFA1 */
	74	SCIFB_DATA(SCIFB0, 0xe6c20000, gic_spi(148)), /* SCIFB0 */
	75	SCIFB_DATA(SCIFB1, 0xe6c30000, gic_spi(149)), /* SCIFB1 */
	76	SCIFB_DATA(SCIFB2, 0xe6ce0000, gic_spi(150)), /* SCIFB2 */
	77	SCIFA_DATA(SCIFA2, 0xe6c60000, gic_spi(151)), /* SCIFA2 */
	78	SCIF_DATA(SCIF0, 0xe6e60000, gic_spi(152)), /* SCIF0 */
	79	SCIF_DATA(SCIF1, 0xe6e68000, gic_spi(153)), /* SCIF1 */
	80	SCIF_DATA(SCIF2, 0xe6e58000, gic_spi(22)), /* SCIF2 */
	81	SCIF_DATA(SCIF3, 0xe6ea8000, gic_spi(23)), /* SCIF3 */
	82	SCIF_DATA(SCIF4, 0xe6ee0000, gic_spi(24)), /* SCIF4 */
	83	SCIF_DATA(SCIF5, 0xe6ee8000, gic_spi(25)), /* SCIF5 */
	84	SCIFA_DATA(SCIFA3, 0xe6c70000, gic_spi(29)), /* SCIFA3 */
	85	SCIFA_DATA(SCIFA4, 0xe6c78000, gic_spi(30)), /* SCIFA4 */
	86	SCIFA_DATA(SCIFA5, 0xe6c80000, gic_spi(31)), /* SCIFA5 */
	87	};
	88
	89	static inline void r8a7791_register_scif(int idx)
	90	{
	91	platform_device_register_data(&platform_bus, "sh-sci", idx, &scif[idx],
	92	sizeof(struct plat_sci_port));
	93	}
	94
1bebd72a MD	95	static const struct sh_timer_config cmt00_platform_data __initconst = {
	96	.name = "CMT00",
	97	.timer_bit = 0,
	98	.clockevent_rating = 80,
	99	};
	100
	101	static const struct resource cmt00_resources[] __initconst = {
	102	DEFINE_RES_MEM(0xffca0510, 0x0c),
	103	DEFINE_RES_MEM(0xffca0500, 0x04),
	104	DEFINE_RES_IRQ(gic_spi(142)), /* CMT0_0 */
	105	};
	106
	107	#define r8a7791_register_cmt(idx) \
	108	platform_device_register_resndata(&platform_bus, "sh_cmt", \
	109	idx, cmt##idx##_resources, \
	110	ARRAY_SIZE(cmt##idx##_resources), \
	111	&cmt##idx##_platform_data, \
	112	sizeof(struct sh_timer_config))
	113
454d320c MD	114	static struct renesas_irqc_config irqc0_data = {
	115	.irq_base = irq_pin(0), /* IRQ0 -> IRQ9 */
	116	};
	117
	118	static struct resource irqc0_resources[] = {
	119	DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
	120	DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
	121	DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
	122	DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
	123	DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
	124	DEFINE_RES_IRQ(gic_spi(12)), /* IRQ4 */
	125	DEFINE_RES_IRQ(gic_spi(13)), /* IRQ5 */
	126	DEFINE_RES_IRQ(gic_spi(14)), /* IRQ6 */
	127	DEFINE_RES_IRQ(gic_spi(15)), /* IRQ7 */
	128	DEFINE_RES_IRQ(gic_spi(16)), /* IRQ8 */
	129	DEFINE_RES_IRQ(gic_spi(17)), /* IRQ9 */
	130	};
	131
	132	#define r8a7791_register_irqc(idx) \
	133	platform_device_register_resndata(&platform_bus, "renesas_irqc", \
	134	idx, irqc##idx##_resources, \
	135	ARRAY_SIZE(irqc##idx##_resources), \
	136	&irqc##idx##_data, \
	137	sizeof(struct renesas_irqc_config))
	138
e6491d08 YF	139	void __init r8a7791_add_dt_devices(void)
	140	{
	141	r8a7791_register_scif(SCIFA0);
	142	r8a7791_register_scif(SCIFA1);
	143	r8a7791_register_scif(SCIFB0);
	144	r8a7791_register_scif(SCIFB1);
	145	r8a7791_register_scif(SCIFB2);
	146	r8a7791_register_scif(SCIFA2);
	147	r8a7791_register_scif(SCIF0);
	148	r8a7791_register_scif(SCIF1);
	149	r8a7791_register_scif(SCIF2);
	150	r8a7791_register_scif(SCIF3);
	151	r8a7791_register_scif(SCIF4);
	152	r8a7791_register_scif(SCIF5);
	153	r8a7791_register_scif(SCIFA3);
	154	r8a7791_register_scif(SCIFA4);
	155	r8a7791_register_scif(SCIFA5);
1bebd72a MD	156	r8a7791_register_cmt(00);
	157	}
	158
4275881f MD	159	void __init r8a7791_add_standard_devices(void)
	160	{
	161	r8a7791_add_dt_devices();
454d320c	162	r8a7791_register_irqc(0);
4275881f MD	163	}
4275881f MD	164
1bebd72a MD	165	void __init r8a7791_init_early(void)
	166	{
	167	#ifndef CONFIG_ARM_ARCH_TIMER
	168	shmobile_setup_delay(1300, 2, 4); /* Cortex-A15 @ 1300MHz */
	169	#endif
e6491d08 YF	170	}
e6491d08 YF	171
0d0771ab HN	172	#ifdef CONFIG_USE_OF
	173	static const char *r8a7791_boards_compat_dt[] __initdata = {
	174	"renesas,r8a7791",
	175	NULL,
	176	};
	177
	178	DT_MACHINE_START(R8A7791_DT, "Generic R8A7791 (Flattened Device Tree)")
1bebd72a	179	.init_early = r8a7791_init_early,
cd8344f4	180	.init_time = rcar_gen2_timer_init,
0d0771ab HN	181	.dt_compat = r8a7791_boards_compat_dt,
	182	MACHINE_END
	183	#endif /* CONFIG_USE_OF */