Merge tag 'acpi-video-3.11' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael...
[deliverable/linux.git] / arch / arm / mach-shmobile / smp-sh73a0.c
CommitLineData
72f4d579
MD
1/*
2 * SMP support for R-Mobile / SH-Mobile - sh73a0 portion
3 *
4 * Copyright (C) 2010 Magnus Damm
5 * Copyright (C) 2010 Takashi Yoshii
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; version 2 of the License.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20#include <linux/kernel.h>
21#include <linux/init.h>
22#include <linux/smp.h>
23#include <linux/spinlock.h>
24#include <linux/io.h>
a62580e5 25#include <linux/delay.h>
72f4d579 26#include <mach/common.h>
20aa1135 27#include <asm/cacheflush.h>
eb50439b 28#include <asm/smp_plat.h>
a62580e5 29#include <mach/sh73a0.h>
72f4d579
MD
30#include <asm/smp_scu.h>
31#include <asm/smp_twd.h>
72f4d579 32
a2a47ca3
RH
33#define WUPCR IOMEM(0xe6151010)
34#define SRESCR IOMEM(0xe6151018)
35#define PSTR IOMEM(0xe6151040)
36#define SBAR IOMEM(0xe6180020)
37#define APARMBAREA IOMEM(0xe6f10020)
72f4d579 38
20aa1135
BH
39#define PSTR_SHUTDOWN_MODE 3
40
76853504 41#define SH73A0_SCU_BASE 0xf0000000
aa8d3bb1 42
d6720003 43#ifdef CONFIG_HAVE_ARM_TWD
aa8d3bb1 44static DEFINE_TWD_LOCAL_TIMER(twd_local_timer, SH73A0_SCU_BASE + 0x600, 29);
d6720003
KM
45void __init sh73a0_register_twd(void)
46{
47 twd_local_timer_register(&twd_local_timer);
48}
49#endif
4200b16d 50
8bd26e3a 51static int sh73a0_boot_secondary(unsigned int cpu, struct task_struct *idle)
72f4d579 52{
f80ca52c
WD
53 cpu = cpu_logical_map(cpu);
54
820d41cf 55 if (((__raw_readl(PSTR) >> (4 * cpu)) & 3) == 3)
a2a47ca3 56 __raw_writel(1 << cpu, WUPCR); /* wake up */
72f4d579 57 else
a2a47ca3 58 __raw_writel(1 << cpu, SRESCR); /* reset */
72f4d579
MD
59
60 return 0;
61}
62
a62580e5 63static void __init sh73a0_smp_prepare_cpus(unsigned int max_cpus)
72f4d579 64{
aa8d3bb1 65 scu_enable(shmobile_scu_base);
72f4d579 66
abfa04eb 67 /* Map the reset vector (in headsmp-scu.S, headsmp.S) */
a2a47ca3 68 __raw_writel(0, APARMBAREA); /* 4k */
abfa04eb
MD
69 __raw_writel(__pa(shmobile_boot_vector), SBAR);
70 shmobile_boot_fn = virt_to_phys(shmobile_boot_scu);
71 shmobile_boot_arg = (unsigned long)shmobile_scu_base;
72f4d579 72
33419a69 73 /* enable cache coherency on booting CPU */
aa8d3bb1 74 scu_power_mode(shmobile_scu_base, SCU_PM_NORMAL);
72f4d579 75}
a62580e5
MZ
76
77static void __init sh73a0_smp_init_cpus(void)
78{
aa8d3bb1 79 /* setup sh73a0 specific SCU base */
76853504 80 shmobile_scu_base = IOMEM(SH73A0_SCU_BASE);
a62580e5 81
aa8d3bb1 82 shmobile_smp_init_cpus(scu_get_core_count(shmobile_scu_base));
a62580e5
MZ
83}
84
20aa1135
BH
85#ifdef CONFIG_HOTPLUG_CPU
86static int sh73a0_cpu_kill(unsigned int cpu)
a62580e5 87{
20aa1135 88
a62580e5 89 int k;
20aa1135 90 u32 pstr;
a62580e5 91
20aa1135
BH
92 /*
93 * wait until the power status register confirms the shutdown of the
94 * offline target
a62580e5
MZ
95 */
96 for (k = 0; k < 1000; k++) {
20aa1135
BH
97 pstr = (__raw_readl(PSTR) >> (4 * cpu)) & 3;
98 if (pstr == PSTR_SHUTDOWN_MODE)
a62580e5
MZ
99 return 1;
100
101 mdelay(1);
102 }
103
104 return 0;
105}
106
20aa1135
BH
107static void sh73a0_cpu_die(unsigned int cpu)
108{
20aa1135 109 /* Set power off mode. This takes the CPU out of the MP cluster */
aa8d3bb1 110 scu_power_mode(shmobile_scu_base, SCU_PM_POWEROFF);
20aa1135
BH
111
112 /* Enter shutdown mode */
113 cpu_do_idle();
114}
eebadd67
MD
115
116static int sh73a0_cpu_disable(unsigned int cpu)
117{
118 return 0; /* CPU0 and CPU1 supported */
119}
20aa1135 120#endif /* CONFIG_HOTPLUG_CPU */
a62580e5
MZ
121
122struct smp_operations sh73a0_smp_ops __initdata = {
123 .smp_init_cpus = sh73a0_smp_init_cpus,
124 .smp_prepare_cpus = sh73a0_smp_prepare_cpus,
a62580e5
MZ
125 .smp_boot_secondary = sh73a0_boot_secondary,
126#ifdef CONFIG_HOTPLUG_CPU
127 .cpu_kill = sh73a0_cpu_kill,
20aa1135 128 .cpu_die = sh73a0_cpu_die,
eebadd67 129 .cpu_disable = sh73a0_cpu_disable,
a62580e5
MZ
130#endif
131};
This page took 0.143404 seconds and 5 git commands to generate.