Commit | Line | Data |
---|---|---|
e3978dc7 VK |
1 | /* |
2 | * arch/arm/mach-spear13xx/spear13xx.c | |
3 | * | |
4 | * SPEAr13XX machines common source file | |
5 | * | |
6 | * Copyright (C) 2012 ST Microelectronics | |
10d8935f | 7 | * Viresh Kumar <viresh.linux@gmail.com> |
e3978dc7 VK |
8 | * |
9 | * This file is licensed under the terms of the GNU General Public | |
10 | * License version 2. This program is licensed "as is" without any | |
11 | * warranty of any kind, whether express or implied. | |
12 | */ | |
13 | ||
14 | #define pr_fmt(fmt) "SPEAr13xx: " fmt | |
15 | ||
16 | #include <linux/amba/pl022.h> | |
17 | #include <linux/clk.h> | |
18 | #include <linux/dw_dmac.h> | |
19 | #include <linux/err.h> | |
20 | #include <linux/of_irq.h> | |
21 | #include <asm/hardware/cache-l2x0.h> | |
22 | #include <asm/hardware/gic.h> | |
23 | #include <asm/mach/map.h> | |
24 | #include <asm/smp_twd.h> | |
25 | #include <mach/dma.h> | |
26 | #include <mach/generic.h> | |
27 | #include <mach/spear.h> | |
28 | ||
29 | /* common dw_dma filter routine to be used by peripherals */ | |
30 | bool dw_dma_filter(struct dma_chan *chan, void *slave) | |
31 | { | |
32 | struct dw_dma_slave *dws = (struct dw_dma_slave *)slave; | |
33 | ||
34 | if (chan->device->dev == dws->dma_dev) { | |
35 | chan->private = slave; | |
36 | return true; | |
37 | } else { | |
38 | return false; | |
39 | } | |
40 | } | |
41 | ||
42 | /* ssp device registration */ | |
43 | static struct dw_dma_slave ssp_dma_param[] = { | |
44 | { | |
45 | /* Tx */ | |
46 | .cfg_hi = DWC_CFGH_DST_PER(DMA_REQ_SSP0_TX), | |
47 | .cfg_lo = 0, | |
48 | .src_master = DMA_MASTER_MEMORY, | |
49 | .dst_master = DMA_MASTER_SSP0, | |
50 | }, { | |
51 | /* Rx */ | |
52 | .cfg_hi = DWC_CFGH_SRC_PER(DMA_REQ_SSP0_RX), | |
53 | .cfg_lo = 0, | |
54 | .src_master = DMA_MASTER_SSP0, | |
55 | .dst_master = DMA_MASTER_MEMORY, | |
56 | } | |
57 | }; | |
58 | ||
59 | struct pl022_ssp_controller pl022_plat_data = { | |
60 | .bus_id = 0, | |
61 | .enable_dma = 1, | |
62 | .dma_filter = dw_dma_filter, | |
63 | .dma_rx_param = &ssp_dma_param[1], | |
64 | .dma_tx_param = &ssp_dma_param[0], | |
65 | .num_chipselect = 3, | |
66 | }; | |
67 | ||
68 | /* CF device registration */ | |
69 | struct dw_dma_slave cf_dma_priv = { | |
70 | .cfg_hi = 0, | |
71 | .cfg_lo = 0, | |
72 | .src_master = 0, | |
73 | .dst_master = 0, | |
74 | }; | |
75 | ||
76 | /* dmac device registeration */ | |
77 | struct dw_dma_platform_data dmac_plat_data = { | |
78 | .nr_channels = 8, | |
79 | .chan_allocation_order = CHAN_ALLOCATION_DESCENDING, | |
80 | .chan_priority = CHAN_PRIORITY_DESCENDING, | |
81 | }; | |
82 | ||
83 | void __init spear13xx_l2x0_init(void) | |
84 | { | |
85 | /* | |
86 | * 512KB (64KB/way), 8-way associativity, parity supported | |
87 | * | |
88 | * FIXME: 9th bit, of Auxillary Controller register must be set | |
89 | * for some spear13xx devices for stable L2 operation. | |
90 | * | |
91 | * Enable Early BRESP, L2 prefetch for Instruction and Data, | |
92 | * write alloc and 'Full line of zero' options | |
93 | * | |
94 | */ | |
95 | ||
96 | writel_relaxed(0x06, VA_L2CC_BASE + L2X0_PREFETCH_CTRL); | |
97 | ||
98 | /* | |
99 | * Program following latencies in order to make | |
100 | * SPEAr1340 work at 600 MHz | |
101 | */ | |
102 | writel_relaxed(0x221, VA_L2CC_BASE + L2X0_TAG_LATENCY_CTRL); | |
103 | writel_relaxed(0x441, VA_L2CC_BASE + L2X0_DATA_LATENCY_CTRL); | |
104 | l2x0_init(VA_L2CC_BASE, 0x70A60001, 0xfe00ffff); | |
105 | } | |
106 | ||
107 | /* | |
108 | * Following will create 16MB static virtual/physical mappings | |
109 | * PHYSICAL VIRTUAL | |
110 | * 0xB3000000 0xFE000000 | |
111 | * 0xE0000000 0xFD000000 | |
112 | * 0xEC000000 0xFC000000 | |
113 | * 0xED000000 0xFB000000 | |
114 | */ | |
115 | struct map_desc spear13xx_io_desc[] __initdata = { | |
116 | { | |
117 | .virtual = VA_PERIP_GRP2_BASE, | |
118 | .pfn = __phys_to_pfn(PERIP_GRP2_BASE), | |
119 | .length = SZ_16M, | |
120 | .type = MT_DEVICE | |
121 | }, { | |
122 | .virtual = VA_PERIP_GRP1_BASE, | |
123 | .pfn = __phys_to_pfn(PERIP_GRP1_BASE), | |
124 | .length = SZ_16M, | |
125 | .type = MT_DEVICE | |
126 | }, { | |
127 | .virtual = VA_A9SM_AND_MPMC_BASE, | |
128 | .pfn = __phys_to_pfn(A9SM_AND_MPMC_BASE), | |
129 | .length = SZ_16M, | |
130 | .type = MT_DEVICE | |
131 | }, { | |
132 | .virtual = (unsigned long)VA_L2CC_BASE, | |
133 | .pfn = __phys_to_pfn(L2CC_BASE), | |
134 | .length = SZ_4K, | |
135 | .type = MT_DEVICE | |
136 | }, | |
137 | }; | |
138 | ||
139 | /* This will create static memory mapping for selected devices */ | |
140 | void __init spear13xx_map_io(void) | |
141 | { | |
142 | iotable_init(spear13xx_io_desc, ARRAY_SIZE(spear13xx_io_desc)); | |
143 | } | |
144 | ||
145 | static void __init spear13xx_clk_init(void) | |
146 | { | |
147 | if (of_machine_is_compatible("st,spear1310")) | |
148 | spear1310_clk_init(); | |
149 | else if (of_machine_is_compatible("st,spear1340")) | |
150 | spear1340_clk_init(); | |
151 | else | |
152 | pr_err("%s: Unknown machine\n", __func__); | |
153 | } | |
154 | ||
155 | static void __init spear13xx_timer_init(void) | |
156 | { | |
157 | char pclk_name[] = "osc_24m_clk"; | |
158 | struct clk *gpt_clk, *pclk; | |
159 | ||
160 | spear13xx_clk_init(); | |
161 | ||
162 | /* get the system timer clock */ | |
163 | gpt_clk = clk_get_sys("gpt0", NULL); | |
164 | if (IS_ERR(gpt_clk)) { | |
165 | pr_err("%s:couldn't get clk for gpt\n", __func__); | |
166 | BUG(); | |
167 | } | |
168 | ||
169 | /* get the suitable parent clock for timer*/ | |
170 | pclk = clk_get(NULL, pclk_name); | |
171 | if (IS_ERR(pclk)) { | |
172 | pr_err("%s:couldn't get %s as parent for gpt\n", __func__, | |
173 | pclk_name); | |
174 | BUG(); | |
175 | } | |
176 | ||
177 | clk_set_parent(gpt_clk, pclk); | |
178 | clk_put(gpt_clk); | |
179 | clk_put(pclk); | |
180 | ||
181 | spear_setup_of_timer(); | |
182 | twd_local_timer_of_register(); | |
183 | } | |
184 | ||
185 | struct sys_timer spear13xx_timer = { | |
186 | .init = spear13xx_timer_init, | |
187 | }; | |
188 | ||
189 | static const struct of_device_id gic_of_match[] __initconst = { | |
190 | { .compatible = "arm,cortex-a9-gic", .data = gic_of_init }, | |
191 | { /* Sentinel */ } | |
192 | }; | |
193 | ||
194 | void __init spear13xx_dt_init_irq(void) | |
195 | { | |
196 | of_irq_init(gic_of_match); | |
197 | } |