Commit | Line | Data |
---|---|---|
9e32366f JL |
1 | /* |
2 | * Copyright (c) 2012, NVIDIA Corporation. All rights reserved. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License | |
14 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
15 | */ | |
16 | ||
17 | #include <linux/linkage.h> | |
18 | #include <linux/init.h> | |
19 | ||
20 | #include <asm/cache.h> | |
21 | #include <asm/asm-offsets.h> | |
22 | #include <asm/hardware/cache-l2x0.h> | |
23 | ||
24 | #include "flowctrl.h" | |
4b3e2eda | 25 | #include "fuse.h" |
9e32366f JL |
26 | #include "iomap.h" |
27 | #include "reset.h" | |
28 | #include "sleep.h" | |
29 | ||
9e32366f JL |
30 | #define PMC_SCRATCH41 0x140 |
31 | ||
32 | #define RESET_DATA(x) ((TEGRA_RESET_##x)*4) | |
33 | ||
34 | #ifdef CONFIG_PM_SLEEP | |
35 | /* | |
36 | * tegra_resume | |
37 | * | |
38 | * CPU boot vector when restarting the a CPU following | |
39 | * an LP2 transition. Also branched to by LP0 and LP1 resume after | |
40 | * re-enabling sdram. | |
33d5c019 JL |
41 | * |
42 | * r6: SoC ID | |
c04c7754 | 43 | * r8: CPU part number |
9e32366f JL |
44 | */ |
45 | ENTRY(tegra_resume) | |
c04c7754 JL |
46 | check_cpu_part_num 0xc09, r8, r9 |
47 | bleq v7_invalidate_l1 | |
9e32366f JL |
48 | |
49 | cpu_id r0 | |
50 | cmp r0, #0 @ CPU0? | |
a65dc10f | 51 | THUMB( it ne ) |
9e32366f JL |
52 | bne cpu_resume @ no |
53 | ||
9e32366f | 54 | /* Are we on Tegra20? */ |
4b3e2eda | 55 | cmp r6, #TEGRA20 |
9e32366f JL |
56 | beq 1f @ Yes |
57 | /* Clear the flow controller flags for this CPU. */ | |
af7f322e | 58 | cpu_to_csr_reg r1, r0 |
ecc4d9da JL |
59 | mov32 r2, TEGRA_FLOW_CTRL_BASE |
60 | ldr r1, [r2, r1] | |
9e32366f JL |
61 | /* Clear event & intr flag */ |
62 | orr r1, r1, \ | |
63 | #FLOW_CTRL_CSR_INTR_FLAG | FLOW_CTRL_CSR_EVENT_FLAG | |
ecc4d9da JL |
64 | movw r0, #0x3FFD @ enable, cluster_switch, immed, bitmaps |
65 | @ & ext flags for CPU power mgnt | |
9e32366f JL |
66 | bic r1, r1, r0 |
67 | str r1, [r2] | |
68 | 1: | |
9e32366f | 69 | |
c04c7754 JL |
70 | mov32 r9, 0xc09 |
71 | cmp r8, r9 | |
d127e9c5 | 72 | bne end_ca9_scu_l2_resume |
9e32366f JL |
73 | #ifdef CONFIG_HAVE_ARM_SCU |
74 | /* enable SCU */ | |
75 | mov32 r0, TEGRA_ARM_PERIF_BASE | |
76 | ldr r1, [r0] | |
77 | orr r1, r1, #1 | |
78 | str r1, [r0] | |
79 | #endif | |
80 | ||
81 | /* L2 cache resume & re-enable */ | |
82 | l2_cache_resume r0, r1, r2, l2x0_saved_regs_addr | |
d127e9c5 JL |
83 | end_ca9_scu_l2_resume: |
84 | mov32 r9, 0xc0f | |
85 | cmp r8, r9 | |
86 | bleq tegra_init_l2_for_a15 | |
9e32366f JL |
87 | |
88 | b cpu_resume | |
89 | ENDPROC(tegra_resume) | |
90 | #endif | |
91 | ||
92 | #ifdef CONFIG_CACHE_L2X0 | |
93 | .globl l2x0_saved_regs_addr | |
94 | l2x0_saved_regs_addr: | |
95 | .long 0 | |
96 | #endif | |
97 | ||
98 | .align L1_CACHE_SHIFT | |
99 | ENTRY(__tegra_cpu_reset_handler_start) | |
100 | ||
101 | /* | |
102 | * __tegra_cpu_reset_handler: | |
103 | * | |
104 | * Common handler for all CPU reset events. | |
105 | * | |
106 | * Register usage within the reset handler: | |
107 | * | |
c34f30e5 | 108 | * Others: scratch |
4b3e2eda | 109 | * R6 = SoC ID |
9e32366f JL |
110 | * R7 = CPU present (to the OS) mask |
111 | * R8 = CPU in LP1 state mask | |
112 | * R9 = CPU in LP2 state mask | |
113 | * R10 = CPU number | |
114 | * R11 = CPU mask | |
115 | * R12 = pointer to reset handler data | |
116 | * | |
117 | * NOTE: This code is copied to IRAM. All code and data accesses | |
118 | * must be position-independent. | |
119 | */ | |
120 | ||
121 | .align L1_CACHE_SHIFT | |
122 | ENTRY(__tegra_cpu_reset_handler) | |
123 | ||
124 | cpsid aif, 0x13 @ SVC mode, interrupts disabled | |
c34f30e5 | 125 | |
4b3e2eda | 126 | tegra_get_soc_id TEGRA_APB_MISC_BASE, r6 |
c34f30e5 SW |
127 | #ifdef CONFIG_ARCH_TEGRA_2x_SOC |
128 | t20_check: | |
4b3e2eda | 129 | cmp r6, #TEGRA20 |
c34f30e5 SW |
130 | bne after_t20_check |
131 | t20_errata: | |
132 | # Tegra20 is a Cortex-A9 r1p1 | |
133 | mrc p15, 0, r0, c1, c0, 0 @ read system control register | |
134 | orr r0, r0, #1 << 14 @ erratum 716044 | |
135 | mcr p15, 0, r0, c1, c0, 0 @ write system control register | |
136 | mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register | |
137 | orr r0, r0, #1 << 4 @ erratum 742230 | |
138 | orr r0, r0, #1 << 11 @ erratum 751472 | |
139 | mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
140 | b after_errata | |
141 | after_t20_check: | |
142 | #endif | |
143 | #ifdef CONFIG_ARCH_TEGRA_3x_SOC | |
144 | t30_check: | |
4b3e2eda | 145 | cmp r6, #TEGRA30 |
c34f30e5 SW |
146 | bne after_t30_check |
147 | t30_errata: | |
148 | # Tegra30 is a Cortex-A9 r2p9 | |
149 | mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register | |
150 | orr r0, r0, #1 << 6 @ erratum 743622 | |
151 | orr r0, r0, #1 << 11 @ erratum 751472 | |
152 | mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
153 | b after_errata | |
154 | after_t30_check: | |
155 | #endif | |
156 | after_errata: | |
9e32366f JL |
157 | mrc p15, 0, r10, c0, c0, 5 @ MPIDR |
158 | and r10, r10, #0x3 @ R10 = CPU number | |
159 | mov r11, #1 | |
160 | mov r11, r11, lsl r10 @ R11 = CPU mask | |
161 | adr r12, __tegra_cpu_reset_handler_data | |
162 | ||
163 | #ifdef CONFIG_SMP | |
164 | /* Does the OS know about this CPU? */ | |
165 | ldr r7, [r12, #RESET_DATA(MASK_PRESENT)] | |
166 | tst r7, r11 @ if !present | |
167 | bleq __die @ CPU not present (to OS) | |
168 | #endif | |
169 | ||
170 | #ifdef CONFIG_ARCH_TEGRA_2x_SOC | |
171 | /* Are we on Tegra20? */ | |
4b3e2eda | 172 | cmp r6, #TEGRA20 |
9e32366f JL |
173 | bne 1f |
174 | /* If not CPU0, don't let CPU0 reset CPU1 now that CPU1 is coming up. */ | |
c34f30e5 | 175 | mov32 r5, TEGRA_PMC_BASE |
9e32366f JL |
176 | mov r0, #0 |
177 | cmp r10, #0 | |
c34f30e5 | 178 | strne r0, [r5, #PMC_SCRATCH41] |
9e32366f JL |
179 | 1: |
180 | #endif | |
181 | ||
5b795d05 JL |
182 | /* Waking up from LP1? */ |
183 | ldr r8, [r12, #RESET_DATA(MASK_LP1)] | |
184 | tst r8, r11 @ if in_lp1 | |
185 | beq __is_not_lp1 | |
186 | cmp r10, #0 | |
187 | bne __die @ only CPU0 can be here | |
188 | ldr lr, [r12, #RESET_DATA(STARTUP_LP1)] | |
189 | cmp lr, #0 | |
190 | bleq __die @ no LP1 startup handler | |
191 | THUMB( add lr, lr, #1 ) @ switch to Thumb mode | |
192 | bx lr | |
193 | __is_not_lp1: | |
194 | ||
9e32366f JL |
195 | /* Waking up from LP2? */ |
196 | ldr r9, [r12, #RESET_DATA(MASK_LP2)] | |
197 | tst r9, r11 @ if in_lp2 | |
198 | beq __is_not_lp2 | |
199 | ldr lr, [r12, #RESET_DATA(STARTUP_LP2)] | |
200 | cmp lr, #0 | |
201 | bleq __die @ no LP2 startup handler | |
202 | bx lr | |
203 | ||
204 | __is_not_lp2: | |
205 | ||
206 | #ifdef CONFIG_SMP | |
207 | /* | |
33d5c019 JL |
208 | * Can only be secondary boot (initial or hotplug) |
209 | * CPU0 can't be here for Tegra20/30 | |
9e32366f | 210 | */ |
33d5c019 JL |
211 | cmp r6, #TEGRA114 |
212 | beq __no_cpu0_chk | |
9e32366f JL |
213 | cmp r10, #0 |
214 | bleq __die @ CPU0 cannot be here | |
33d5c019 | 215 | __no_cpu0_chk: |
9e32366f JL |
216 | ldr lr, [r12, #RESET_DATA(STARTUP_SECONDARY)] |
217 | cmp lr, #0 | |
218 | bleq __die @ no secondary startup handler | |
219 | bx lr | |
220 | #endif | |
221 | ||
222 | /* | |
223 | * We don't know why the CPU reset. Just kill it. | |
224 | * The LR register will contain the address we died at + 4. | |
225 | */ | |
226 | ||
227 | __die: | |
228 | sub lr, lr, #4 | |
229 | mov32 r7, TEGRA_PMC_BASE | |
230 | str lr, [r7, #PMC_SCRATCH41] | |
231 | ||
232 | mov32 r7, TEGRA_CLK_RESET_BASE | |
233 | ||
234 | /* Are we on Tegra20? */ | |
4b3e2eda | 235 | cmp r6, #TEGRA20 |
9e32366f JL |
236 | bne 1f |
237 | ||
238 | #ifdef CONFIG_ARCH_TEGRA_2x_SOC | |
239 | mov32 r0, 0x1111 | |
240 | mov r1, r0, lsl r10 | |
241 | str r1, [r7, #0x340] @ CLK_RST_CPU_CMPLX_SET | |
242 | #endif | |
243 | 1: | |
244 | #ifdef CONFIG_ARCH_TEGRA_3x_SOC | |
245 | mov32 r6, TEGRA_FLOW_CTRL_BASE | |
246 | ||
247 | cmp r10, #0 | |
248 | moveq r1, #FLOW_CTRL_HALT_CPU0_EVENTS | |
249 | moveq r2, #FLOW_CTRL_CPU0_CSR | |
250 | movne r1, r10, lsl #3 | |
251 | addne r2, r1, #(FLOW_CTRL_CPU1_CSR-8) | |
252 | addne r1, r1, #(FLOW_CTRL_HALT_CPU1_EVENTS-8) | |
253 | ||
254 | /* Clear CPU "event" and "interrupt" flags and power gate | |
255 | it when halting but not before it is in the "WFI" state. */ | |
256 | ldr r0, [r6, +r2] | |
257 | orr r0, r0, #FLOW_CTRL_CSR_INTR_FLAG | FLOW_CTRL_CSR_EVENT_FLAG | |
258 | orr r0, r0, #FLOW_CTRL_CSR_ENABLE | |
259 | str r0, [r6, +r2] | |
260 | ||
261 | /* Unconditionally halt this CPU */ | |
262 | mov r0, #FLOW_CTRL_WAITEVENT | |
263 | str r0, [r6, +r1] | |
264 | ldr r0, [r6, +r1] @ memory barrier | |
265 | ||
266 | dsb | |
267 | isb | |
268 | wfi @ CPU should be power gated here | |
269 | ||
270 | /* If the CPU didn't power gate above just kill it's clock. */ | |
271 | ||
272 | mov r0, r11, lsl #8 | |
273 | str r0, [r7, #348] @ CLK_CPU_CMPLX_SET | |
274 | #endif | |
275 | ||
276 | /* If the CPU still isn't dead, just spin here. */ | |
277 | b . | |
278 | ENDPROC(__tegra_cpu_reset_handler) | |
279 | ||
280 | .align L1_CACHE_SHIFT | |
281 | .type __tegra_cpu_reset_handler_data, %object | |
282 | .globl __tegra_cpu_reset_handler_data | |
283 | __tegra_cpu_reset_handler_data: | |
284 | .rept TEGRA_RESET_DATA_SIZE | |
285 | .long 0 | |
286 | .endr | |
287 | .align L1_CACHE_SHIFT | |
288 | ||
289 | ENTRY(__tegra_cpu_reset_handler_end) |