ARM: ux500: Introduce cpu_is_u8580()
[deliverable/linux.git] / arch / arm / mach-ux500 / cpu-db8500.c
CommitLineData
aa44ef4d 1/*
c15def1c 2 * Copyright (C) 2008-2009 ST-Ericsson SA
aa44ef4d
SK
3 *
4 * Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2, as
8 * published by the Free Software Foundation.
9 *
10 */
11#include <linux/types.h>
12#include <linux/init.h>
13#include <linux/device.h>
14#include <linux/amba/bus.h>
aa90eb9d 15#include <linux/interrupt.h>
aa44ef4d
SK
16#include <linux/irq.h>
17#include <linux/platform_device.h>
cc2c1334 18#include <linux/io.h>
3a8e39c9 19#include <linux/mfd/abx500/ab8500.h>
661c6af0 20#include <linux/mfd/dbx500-prcmu.h>
fa86a764
LJ
21#include <linux/of.h>
22#include <linux/of_platform.h>
23#include <linux/regulator/machine.h>
7cb15e10 24#include <linux/platform_data/pinctrl-nomadik.h>
4040d10a 25#include <linux/random.h>
aa44ef4d 26
5caecb44 27#include <asm/pmu.h>
aa44ef4d 28#include <asm/mach/map.h>
fa86a764
LJ
29#include <asm/mach/arch.h>
30#include <asm/hardware/gic.h>
b8edf848 31
aa44ef4d 32#include <mach/hardware.h>
cc2c1334 33#include <mach/setup.h>
5b1f7ddf 34#include <mach/devices.h>
eda413c2 35#include <mach/db8500-regs.h>
c3b9d1db 36#include <mach/irqs.h>
94bdc0e2 37
fbf1eadf 38#include "devices-db8500.h"
6f3f3c3f 39#include "ste-dma40-db8500.h"
fa86a764 40#include "board-mop500.h"
fbf1eadf 41
aa44ef4d 42/* minimum static i/o mapping required to boot U8500 platforms */
abf12d71 43static struct map_desc u8500_uart_io_desc[] __initdata = {
92389ca8
RV
44 __IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
45 __IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
abf12d71 46};
bc71c096
LW
47/* U8500 and U9540 common io_desc */
48static struct map_desc u8500_common_io_desc[] __initdata = {
215e83d9
LW
49 /* SCU base also covers GIC CPU BASE and TWD with its 4K page */
50 __IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
92389ca8
RV
51 __IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
52 __IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
92389ca8 53 __IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
92389ca8
RV
54 __IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
55
56 __IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
57 __IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
58 __IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
59 __IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
60 __IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
61
c9c09572 62 __IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
94bdc0e2
RV
63 __IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
64 __IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
65 __IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
ee9581d7
MJ
66};
67
68/* U8500 IO map specific description */
69static struct map_desc u8500_io_desc[] __initdata = {
70 __IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
fcbd458e 71 __IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K),
ee9581d7
MJ
72
73};
74
75/* U9540 IO map specific description */
76static struct map_desc u9540_io_desc[] __initdata = {
77 __IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K + SZ_8K),
78 __IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K + SZ_8K),
75a36ee0
RV
79};
80
abf12d71 81void __init u8500_map_io(void)
f946738c 82{
abf12d71
RV
83 /*
84 * Map the UARTs early so that the DEBUG_LL stuff continues to work.
85 */
86 iotable_init(u8500_uart_io_desc, ARRAY_SIZE(u8500_uart_io_desc));
f946738c 87
abf12d71 88 ux500_map_io();
f946738c 89
bc71c096 90 iotable_init(u8500_common_io_desc, ARRAY_SIZE(u8500_common_io_desc));
75a36ee0 91
e1bbb55d 92 if (cpu_is_ux540_family())
ee9581d7
MJ
93 iotable_init(u9540_io_desc, ARRAY_SIZE(u9540_io_desc));
94 else
95 iotable_init(u8500_io_desc, ARRAY_SIZE(u8500_io_desc));
75a36ee0 96
11871890 97 _PRCMU_BASE = __io_address(U8500_PRCMU_BASE);
aa44ef4d
SK
98}
99
aa90eb9d
RV
100static struct resource db8500_pmu_resources[] = {
101 [0] = {
102 .start = IRQ_DB8500_PMU,
103 .end = IRQ_DB8500_PMU,
104 .flags = IORESOURCE_IRQ,
105 },
106};
107
108/*
109 * The PMU IRQ lines of two cores are wired together into a single interrupt.
110 * Bounce the interrupt to the other core if it's not ours.
111 */
112static irqreturn_t db8500_pmu_handler(int irq, void *dev, irq_handler_t handler)
113{
114 irqreturn_t ret = handler(irq, dev);
115 int other = !smp_processor_id();
116
117 if (ret == IRQ_NONE && cpu_online(other))
118 irq_set_affinity(irq, cpumask_of(other));
119
120 /*
121 * We should be able to get away with the amount of IRQ_NONEs we give,
122 * while still having the spurious IRQ detection code kick in if the
123 * interrupt really starts hitting spuriously.
124 */
125 return ret;
126}
127
3a8e39c9 128struct arm_pmu_platdata db8500_pmu_platdata = {
aa90eb9d
RV
129 .handle_irq = db8500_pmu_handler,
130};
131
132static struct platform_device db8500_pmu_device = {
133 .name = "arm-pmu",
df3d17e0 134 .id = -1,
aa90eb9d
RV
135 .num_resources = ARRAY_SIZE(db8500_pmu_resources),
136 .resource = db8500_pmu_resources,
137 .dev.platform_data = &db8500_pmu_platdata,
138};
139
3df57bcf
MN
140static struct platform_device db8500_prcmu_device = {
141 .name = "db8500-prcmu",
142};
143
aa90eb9d
RV
144static struct platform_device *platform_devs[] __initdata = {
145 &u8500_dma40_device,
146 &db8500_pmu_device,
3df57bcf 147 &db8500_prcmu_device,
aa90eb9d
RV
148};
149
01afdd13
RV
150static resource_size_t __initdata db8500_gpio_base[] = {
151 U8500_GPIOBANK0_BASE,
152 U8500_GPIOBANK1_BASE,
153 U8500_GPIOBANK2_BASE,
154 U8500_GPIOBANK3_BASE,
155 U8500_GPIOBANK4_BASE,
156 U8500_GPIOBANK5_BASE,
157 U8500_GPIOBANK6_BASE,
158 U8500_GPIOBANK7_BASE,
159 U8500_GPIOBANK8_BASE,
160};
161
18403424 162static void __init db8500_add_gpios(struct device *parent)
01afdd13
RV
163{
164 struct nmk_gpio_platform_data pdata = {
c15def1c 165 .supports_sleepmode = true,
01afdd13
RV
166 };
167
18403424 168 dbx500_add_gpios(parent, ARRAY_AND_SIZE(db8500_gpio_base),
01afdd13 169 IRQ_DB8500_GPIO0, &pdata);
f4828336 170 dbx500_add_pinctrl(parent, "pinctrl-db8500", U8500_PRCMU_BASE);
01afdd13
RV
171}
172
6f3f3c3f
MYK
173static int usb_db8500_rx_dma_cfg[] = {
174 DB8500_DMA_DEV38_USB_OTG_IEP_1_9,
175 DB8500_DMA_DEV37_USB_OTG_IEP_2_10,
176 DB8500_DMA_DEV36_USB_OTG_IEP_3_11,
177 DB8500_DMA_DEV19_USB_OTG_IEP_4_12,
178 DB8500_DMA_DEV18_USB_OTG_IEP_5_13,
179 DB8500_DMA_DEV17_USB_OTG_IEP_6_14,
180 DB8500_DMA_DEV16_USB_OTG_IEP_7_15,
181 DB8500_DMA_DEV39_USB_OTG_IEP_8
182};
183
184static int usb_db8500_tx_dma_cfg[] = {
185 DB8500_DMA_DEV38_USB_OTG_OEP_1_9,
186 DB8500_DMA_DEV37_USB_OTG_OEP_2_10,
187 DB8500_DMA_DEV36_USB_OTG_OEP_3_11,
188 DB8500_DMA_DEV19_USB_OTG_OEP_4_12,
189 DB8500_DMA_DEV18_USB_OTG_OEP_5_13,
190 DB8500_DMA_DEV17_USB_OTG_OEP_6_14,
191 DB8500_DMA_DEV16_USB_OTG_OEP_7_15,
192 DB8500_DMA_DEV39_USB_OTG_OEP_8
193};
194
eda413c2
LJ
195static const char *db8500_read_soc_id(void)
196{
197 void __iomem *uid = __io_address(U8500_BB_UID_BASE);
198
4040d10a
LW
199 /* Throw these device-specific numbers into the entropy pool */
200 add_device_randomness(uid, 0x14);
eda413c2
LJ
201 return kasprintf(GFP_KERNEL, "%08x%08x%08x%08x%08x",
202 readl((u32 *)uid+1),
203 readl((u32 *)uid+1), readl((u32 *)uid+2),
204 readl((u32 *)uid+3), readl((u32 *)uid+4));
205}
206
207static struct device * __init db8500_soc_device_init(void)
208{
209 const char *soc_id = db8500_read_soc_id();
210
211 return ux500_soc_device_init(soc_id);
212}
213
aa44ef4d
SK
214/*
215 * This function is called from the board init
216 */
3a8e39c9 217struct device * __init u8500_init_devices(struct ab8500_platform_data *ab8500)
aa44ef4d 218{
eda413c2 219 struct device *parent;
b024a0c8 220 int i;
eda413c2
LJ
221
222 parent = db8500_soc_device_init();
223
224 db8500_add_rtc(parent);
225 db8500_add_gpios(parent);
226 db8500_add_usb(parent, usb_db8500_rx_dma_cfg, usb_db8500_tx_dma_cfg);
fbf1eadf 227
f65c1982
LJ
228 for (i = 0; i < ARRAY_SIZE(platform_devs); i++)
229 platform_devs[i]->dev.parent = parent;
230
3a8e39c9
LJ
231 db8500_prcmu_device.dev.platform_data = ab8500;
232
f65c1982
LJ
233 platform_add_devices(platform_devs, ARRAY_SIZE(platform_devs));
234
235 return parent;
236}
237
fa86a764
LJ
238#ifdef CONFIG_MACH_UX500_DT
239
f65c1982 240/* TODO: Once all pieces are DT:ed, remove completely. */
fa86a764 241static struct device * __init u8500_of_init_devices(void)
f65c1982 242{
fa86a764 243 struct device *parent = db8500_soc_device_init();
f65c1982 244
f65c1982
LJ
245 db8500_add_usb(parent, usb_db8500_rx_dma_cfg, usb_db8500_tx_dma_cfg);
246
38cd8c5d 247 u8500_dma40_device.dev.parent = parent;
b024a0c8 248
08d05026
LJ
249 /*
250 * Devices to be DT:ed:
251 * u8500_dma40_device = todo
da384870 252 * db8500_pmu_device = done
dee42ebe 253 * db8500_prcmu_device = done
08d05026 254 */
38cd8c5d 255 platform_device_register(&u8500_dma40_device);
aa44ef4d 256
eda413c2 257 return parent;
aa44ef4d 258}
fa86a764
LJ
259
260static struct of_dev_auxdata u8500_auxdata_lookup[] __initdata = {
261 /* Requires call-back bindings. */
262 OF_DEV_AUXDATA("arm,cortex-a9-pmu", 0, "arm-pmu", &db8500_pmu_platdata),
cece5c40 263 /* Requires DMA bindings. */
fa86a764
LJ
264 OF_DEV_AUXDATA("arm,pl011", 0x80120000, "uart0", &uart0_plat),
265 OF_DEV_AUXDATA("arm,pl011", 0x80121000, "uart1", &uart1_plat),
266 OF_DEV_AUXDATA("arm,pl011", 0x80007000, "uart2", &uart2_plat),
fa86a764
LJ
267 OF_DEV_AUXDATA("arm,pl022", 0x80002000, "ssp0", &ssp0_plat),
268 OF_DEV_AUXDATA("arm,pl18x", 0x80126000, "sdi0", &mop500_sdi0_data),
269 OF_DEV_AUXDATA("arm,pl18x", 0x80118000, "sdi1", &mop500_sdi1_data),
270 OF_DEV_AUXDATA("arm,pl18x", 0x80005000, "sdi2", &mop500_sdi2_data),
271 OF_DEV_AUXDATA("arm,pl18x", 0x80114000, "sdi4", &mop500_sdi4_data),
272 /* Requires clock name bindings. */
273 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e000, "gpio.0", NULL),
274 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e080, "gpio.1", NULL),
275 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e000, "gpio.2", NULL),
276 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e080, "gpio.3", NULL),
277 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e100, "gpio.4", NULL),
278 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e180, "gpio.5", NULL),
279 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e000, "gpio.6", NULL),
280 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e080, "gpio.7", NULL),
281 OF_DEV_AUXDATA("st,nomadik-gpio", 0xa03fe000, "gpio.8", NULL),
282 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80004000, "nmk-i2c.0", NULL),
283 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80122000, "nmk-i2c.1", NULL),
284 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80128000, "nmk-i2c.2", NULL),
285 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80110000, "nmk-i2c.3", NULL),
286 OF_DEV_AUXDATA("st,nomadik-i2c", 0x8012a000, "nmk-i2c.4", NULL),
287 /* Requires device name bindings. */
288 OF_DEV_AUXDATA("stericsson,nmk_pinctrl", 0, "pinctrl-db8500", NULL),
289 /* Requires clock name and DMA bindings. */
290 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80123000,
291 "ux500-msp-i2s.0", &msp0_platform_data),
292 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80124000,
293 "ux500-msp-i2s.1", &msp1_platform_data),
294 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80117000,
295 "ux500-msp-i2s.2", &msp2_platform_data),
296 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80125000,
297 "ux500-msp-i2s.3", &msp3_platform_data),
298 {},
299};
300
301static const struct of_device_id u8500_local_bus_nodes[] = {
302 /* only create devices below soc node */
303 { .compatible = "stericsson,db8500", },
304 { .compatible = "stericsson,db8500-prcmu", },
305 { .compatible = "simple-bus"},
306 { },
307};
308
309static void __init u8500_init_machine(void)
310{
311 struct device *parent = NULL;
312
313 /* Pinmaps must be in place before devices register */
314 if (of_machine_is_compatible("st-ericsson,mop500"))
315 mop500_pinmaps_init();
316 else if (of_machine_is_compatible("calaosystems,snowball-a9500"))
317 snowball_pinmaps_init();
318 else if (of_machine_is_compatible("st-ericsson,hrefv60+"))
319 hrefv60_pinmaps_init();
58e5b9e3
LJ
320 else if (of_machine_is_compatible("st-ericsson,ccu9540")) {}
321 /* TODO: Add pinmaps for ccu9540 board. */
fa86a764
LJ
322
323 /* TODO: Export SoC, USB, cpu-freq and DMA40 */
324 parent = u8500_of_init_devices();
325
326 /* automatically probe child nodes of db8500 device */
327 of_platform_populate(NULL, u8500_local_bus_nodes, u8500_auxdata_lookup, parent);
fa86a764
LJ
328}
329
79b40753
LJ
330static const char * stericsson_dt_platform_compat[] = {
331 "st-ericsson,u8500",
332 "st-ericsson,u8540",
333 "st-ericsson,u9500",
334 "st-ericsson,u9540",
fa86a764
LJ
335 NULL,
336};
337
46c1bf81 338DT_MACHINE_START(U8500_DT, "ST-Ericsson Ux5x0 platform (Device Tree Support)")
f44c5fd1 339 .smp = smp_ops(ux500_smp_ops),
fa86a764
LJ
340 .map_io = u8500_map_io,
341 .init_irq = ux500_init_irq,
342 /* we re-use nomadik timer here */
343 .timer = &ux500_timer,
344 .handle_irq = gic_handle_irq,
345 .init_machine = u8500_init_machine,
74a1c9ab 346 .init_late = NULL,
79b40753 347 .dt_compat = stericsson_dt_platform_compat,
fa86a764
LJ
348MACHINE_END
349
350#endif
This page took 0.166121 seconds and 5 git commands to generate.