Commit | Line | Data |
---|---|---|
382266ad | 1 | /* |
b69a7806 | 2 | * arch/arm/mm/cache-l2x0.c - L210/L220/L310 cache controller support |
382266ad CM |
3 | * |
4 | * Copyright (C) 2007 ARM Limited | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
18 | */ | |
8ef418c7 | 19 | #include <linux/cpu.h> |
8c369264 | 20 | #include <linux/err.h> |
382266ad | 21 | #include <linux/init.h> |
8ef418c7 | 22 | #include <linux/smp.h> |
07620976 | 23 | #include <linux/spinlock.h> |
f3354ab6 | 24 | #include <linux/log2.h> |
fced80c7 | 25 | #include <linux/io.h> |
8c369264 RH |
26 | #include <linux/of.h> |
27 | #include <linux/of_address.h> | |
382266ad CM |
28 | |
29 | #include <asm/cacheflush.h> | |
8ef418c7 | 30 | #include <asm/cp15.h> |
4374d649 | 31 | #include <asm/cputype.h> |
382266ad | 32 | #include <asm/hardware/cache-l2x0.h> |
e68f31f4 | 33 | #include "cache-tauros3.h" |
b8db6b88 | 34 | #include "cache-aurora-l2.h" |
382266ad | 35 | |
c02642bc | 36 | struct l2c_init_data { |
051334bd | 37 | const char *type; |
0493aef4 | 38 | unsigned way_size_0; |
3b8bad57 | 39 | unsigned num_lock; |
c02642bc | 40 | void (*of_parse)(const struct device_node *, u32 *, u32 *); |
5b290ec2 | 41 | void (*enable)(void __iomem *, unsigned); |
75461f5c | 42 | void (*fixup)(void __iomem *, u32, struct outer_cache_fns *); |
9846dfc9 | 43 | void (*save)(void __iomem *); |
6b49241a | 44 | void (*configure)(void __iomem *); |
e946a8cb | 45 | void (*unlock)(void __iomem *, unsigned); |
c02642bc RK |
46 | struct outer_cache_fns outer_cache; |
47 | }; | |
48 | ||
382266ad CM |
49 | #define CACHE_LINE_SIZE 32 |
50 | ||
51 | static void __iomem *l2x0_base; | |
6b49241a | 52 | static const struct l2c_init_data *l2x0_data; |
bd31b859 | 53 | static DEFINE_RAW_SPINLOCK(l2x0_lock); |
3e175ca4 RK |
54 | static u32 l2x0_way_mask; /* Bitmask of active ways */ |
55 | static u32 l2x0_size; | |
f154fe9b | 56 | static unsigned long sync_reg_offset = L2X0_CACHE_SYNC; |
382266ad | 57 | |
91c2ebb9 BS |
58 | struct l2x0_regs l2x0_saved_regs; |
59 | ||
37abcdb9 RK |
60 | /* |
61 | * Common code for all cache controllers. | |
62 | */ | |
83841fe1 | 63 | static inline void l2c_wait_mask(void __iomem *reg, unsigned long mask) |
382266ad | 64 | { |
9a6655e4 | 65 | /* wait for cache operation by line or way to complete */ |
6775a558 | 66 | while (readl_relaxed(reg) & mask) |
1caf3092 | 67 | cpu_relax(); |
382266ad CM |
68 | } |
69 | ||
8abd259f RK |
70 | /* |
71 | * By default, we write directly to secure registers. Platforms must | |
72 | * override this if they are running non-secure. | |
73 | */ | |
74 | static void l2c_write_sec(unsigned long val, void __iomem *base, unsigned reg) | |
75 | { | |
76 | if (val == readl_relaxed(base + reg)) | |
77 | return; | |
78 | if (outer_cache.write_sec) | |
79 | outer_cache.write_sec(val, reg); | |
80 | else | |
81 | writel_relaxed(val, base + reg); | |
82 | } | |
83 | ||
2b2a87a1 RK |
84 | /* |
85 | * This should only be called when we have a requirement that the | |
86 | * register be written due to a work-around, as platforms running | |
87 | * in non-secure mode may not be able to access this register. | |
88 | */ | |
89 | static inline void l2c_set_debug(void __iomem *base, unsigned long val) | |
90 | { | |
678ea28b | 91 | l2c_write_sec(val, base, L2X0_DEBUG_CTRL); |
2b2a87a1 RK |
92 | } |
93 | ||
df5dd4c6 RK |
94 | static void __l2c_op_way(void __iomem *reg) |
95 | { | |
96 | writel_relaxed(l2x0_way_mask, reg); | |
83841fe1 | 97 | l2c_wait_mask(reg, l2x0_way_mask); |
df5dd4c6 RK |
98 | } |
99 | ||
37abcdb9 RK |
100 | static inline void l2c_unlock(void __iomem *base, unsigned num) |
101 | { | |
102 | unsigned i; | |
103 | ||
104 | for (i = 0; i < num; i++) { | |
105 | writel_relaxed(0, base + L2X0_LOCKDOWN_WAY_D_BASE + | |
106 | i * L2X0_LOCKDOWN_STRIDE); | |
107 | writel_relaxed(0, base + L2X0_LOCKDOWN_WAY_I_BASE + | |
108 | i * L2X0_LOCKDOWN_STRIDE); | |
109 | } | |
110 | } | |
111 | ||
6b49241a TF |
112 | static void l2c_configure(void __iomem *base) |
113 | { | |
7705dd25 | 114 | l2c_write_sec(l2x0_saved_regs.aux_ctrl, base, L2X0_AUX_CTRL); |
6b49241a TF |
115 | } |
116 | ||
3b8bad57 RK |
117 | /* |
118 | * Enable the L2 cache controller. This function must only be | |
119 | * called when the cache controller is known to be disabled. | |
120 | */ | |
5b290ec2 | 121 | static void l2c_enable(void __iomem *base, unsigned num_lock) |
3b8bad57 RK |
122 | { |
123 | unsigned long flags; | |
124 | ||
50beefde RK |
125 | if (outer_cache.configure) |
126 | outer_cache.configure(&l2x0_saved_regs); | |
127 | else | |
128 | l2x0_data->configure(base); | |
3b8bad57 | 129 | |
e946a8cb | 130 | l2x0_data->unlock(base, num_lock); |
17f3f99f | 131 | |
3b8bad57 RK |
132 | local_irq_save(flags); |
133 | __l2c_op_way(base + L2X0_INV_WAY); | |
134 | writel_relaxed(0, base + sync_reg_offset); | |
135 | l2c_wait_mask(base + sync_reg_offset, 1); | |
136 | local_irq_restore(flags); | |
137 | ||
8abd259f | 138 | l2c_write_sec(L2X0_CTRL_EN, base, L2X0_CTRL); |
3b8bad57 RK |
139 | } |
140 | ||
141 | static void l2c_disable(void) | |
142 | { | |
143 | void __iomem *base = l2x0_base; | |
144 | ||
145 | outer_cache.flush_all(); | |
8abd259f | 146 | l2c_write_sec(0, base, L2X0_CTRL); |
3b8bad57 RK |
147 | dsb(st); |
148 | } | |
149 | ||
ddf7d79b | 150 | static void l2c_save(void __iomem *base) |
2fd86589 | 151 | { |
ddf7d79b | 152 | l2x0_saved_regs.aux_ctrl = readl_relaxed(l2x0_base + L2X0_AUX_CTRL); |
2fd86589 TG |
153 | } |
154 | ||
6b49241a | 155 | static void l2c_resume(void) |
ddf7d79b | 156 | { |
d965b0fc RK |
157 | void __iomem *base = l2x0_base; |
158 | ||
159 | /* Do not touch the controller if already enabled. */ | |
160 | if (!(readl_relaxed(base + L2X0_CTRL) & L2X0_CTRL_EN)) | |
5b290ec2 | 161 | l2c_enable(base, l2x0_data->num_lock); |
ddf7d79b RK |
162 | } |
163 | ||
6a28cf59 RK |
164 | /* |
165 | * L2C-210 specific code. | |
166 | * | |
167 | * The L2C-2x0 PA, set/way and sync operations are atomic, but we must | |
168 | * ensure that no background operation is running. The way operations | |
169 | * are all background tasks. | |
170 | * | |
171 | * While a background operation is in progress, any new operation is | |
172 | * ignored (unspecified whether this causes an error.) Thankfully, not | |
173 | * used on SMP. | |
174 | * | |
175 | * Never has a different sync register other than L2X0_CACHE_SYNC, but | |
176 | * we use sync_reg_offset here so we can share some of this with L2C-310. | |
177 | */ | |
178 | static void __l2c210_cache_sync(void __iomem *base) | |
179 | { | |
180 | writel_relaxed(0, base + sync_reg_offset); | |
181 | } | |
182 | ||
183 | static void __l2c210_op_pa_range(void __iomem *reg, unsigned long start, | |
184 | unsigned long end) | |
185 | { | |
186 | while (start < end) { | |
187 | writel_relaxed(start, reg); | |
188 | start += CACHE_LINE_SIZE; | |
189 | } | |
190 | } | |
191 | ||
192 | static void l2c210_inv_range(unsigned long start, unsigned long end) | |
193 | { | |
194 | void __iomem *base = l2x0_base; | |
195 | ||
196 | if (start & (CACHE_LINE_SIZE - 1)) { | |
197 | start &= ~(CACHE_LINE_SIZE - 1); | |
198 | writel_relaxed(start, base + L2X0_CLEAN_INV_LINE_PA); | |
199 | start += CACHE_LINE_SIZE; | |
200 | } | |
201 | ||
202 | if (end & (CACHE_LINE_SIZE - 1)) { | |
203 | end &= ~(CACHE_LINE_SIZE - 1); | |
204 | writel_relaxed(end, base + L2X0_CLEAN_INV_LINE_PA); | |
205 | } | |
206 | ||
207 | __l2c210_op_pa_range(base + L2X0_INV_LINE_PA, start, end); | |
208 | __l2c210_cache_sync(base); | |
209 | } | |
210 | ||
211 | static void l2c210_clean_range(unsigned long start, unsigned long end) | |
212 | { | |
213 | void __iomem *base = l2x0_base; | |
214 | ||
215 | start &= ~(CACHE_LINE_SIZE - 1); | |
216 | __l2c210_op_pa_range(base + L2X0_CLEAN_LINE_PA, start, end); | |
217 | __l2c210_cache_sync(base); | |
218 | } | |
219 | ||
220 | static void l2c210_flush_range(unsigned long start, unsigned long end) | |
221 | { | |
222 | void __iomem *base = l2x0_base; | |
223 | ||
224 | start &= ~(CACHE_LINE_SIZE - 1); | |
225 | __l2c210_op_pa_range(base + L2X0_CLEAN_INV_LINE_PA, start, end); | |
226 | __l2c210_cache_sync(base); | |
227 | } | |
228 | ||
229 | static void l2c210_flush_all(void) | |
230 | { | |
231 | void __iomem *base = l2x0_base; | |
232 | ||
233 | BUG_ON(!irqs_disabled()); | |
234 | ||
235 | __l2c_op_way(base + L2X0_CLEAN_INV_WAY); | |
236 | __l2c210_cache_sync(base); | |
237 | } | |
238 | ||
239 | static void l2c210_sync(void) | |
240 | { | |
241 | __l2c210_cache_sync(l2x0_base); | |
242 | } | |
243 | ||
6a28cf59 | 244 | static const struct l2c_init_data l2c210_data __initconst = { |
051334bd | 245 | .type = "L2C-210", |
0493aef4 | 246 | .way_size_0 = SZ_8K, |
6a28cf59 RK |
247 | .num_lock = 1, |
248 | .enable = l2c_enable, | |
ddf7d79b | 249 | .save = l2c_save, |
50beefde | 250 | .configure = l2c_configure, |
e946a8cb | 251 | .unlock = l2c_unlock, |
6a28cf59 RK |
252 | .outer_cache = { |
253 | .inv_range = l2c210_inv_range, | |
254 | .clean_range = l2c210_clean_range, | |
255 | .flush_range = l2c210_flush_range, | |
256 | .flush_all = l2c210_flush_all, | |
257 | .disable = l2c_disable, | |
258 | .sync = l2c210_sync, | |
6b49241a | 259 | .resume = l2c_resume, |
6a28cf59 RK |
260 | }, |
261 | }; | |
262 | ||
733c6bba RK |
263 | /* |
264 | * L2C-220 specific code. | |
265 | * | |
266 | * All operations are background operations: they have to be waited for. | |
267 | * Conflicting requests generate a slave error (which will cause an | |
268 | * imprecise abort.) Never uses sync_reg_offset, so we hard-code the | |
269 | * sync register here. | |
270 | * | |
271 | * However, we can re-use the l2c210_resume call. | |
272 | */ | |
273 | static inline void __l2c220_cache_sync(void __iomem *base) | |
274 | { | |
275 | writel_relaxed(0, base + L2X0_CACHE_SYNC); | |
276 | l2c_wait_mask(base + L2X0_CACHE_SYNC, 1); | |
277 | } | |
278 | ||
279 | static void l2c220_op_way(void __iomem *base, unsigned reg) | |
280 | { | |
281 | unsigned long flags; | |
282 | ||
283 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
284 | __l2c_op_way(base + reg); | |
285 | __l2c220_cache_sync(base); | |
286 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
287 | } | |
288 | ||
289 | static unsigned long l2c220_op_pa_range(void __iomem *reg, unsigned long start, | |
290 | unsigned long end, unsigned long flags) | |
291 | { | |
292 | raw_spinlock_t *lock = &l2x0_lock; | |
293 | ||
294 | while (start < end) { | |
295 | unsigned long blk_end = start + min(end - start, 4096UL); | |
296 | ||
297 | while (start < blk_end) { | |
298 | l2c_wait_mask(reg, 1); | |
299 | writel_relaxed(start, reg); | |
300 | start += CACHE_LINE_SIZE; | |
301 | } | |
302 | ||
303 | if (blk_end < end) { | |
304 | raw_spin_unlock_irqrestore(lock, flags); | |
305 | raw_spin_lock_irqsave(lock, flags); | |
306 | } | |
307 | } | |
308 | ||
309 | return flags; | |
310 | } | |
311 | ||
312 | static void l2c220_inv_range(unsigned long start, unsigned long end) | |
313 | { | |
314 | void __iomem *base = l2x0_base; | |
315 | unsigned long flags; | |
316 | ||
317 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
318 | if ((start | end) & (CACHE_LINE_SIZE - 1)) { | |
319 | if (start & (CACHE_LINE_SIZE - 1)) { | |
320 | start &= ~(CACHE_LINE_SIZE - 1); | |
321 | writel_relaxed(start, base + L2X0_CLEAN_INV_LINE_PA); | |
322 | start += CACHE_LINE_SIZE; | |
323 | } | |
324 | ||
325 | if (end & (CACHE_LINE_SIZE - 1)) { | |
326 | end &= ~(CACHE_LINE_SIZE - 1); | |
327 | l2c_wait_mask(base + L2X0_CLEAN_INV_LINE_PA, 1); | |
328 | writel_relaxed(end, base + L2X0_CLEAN_INV_LINE_PA); | |
329 | } | |
330 | } | |
331 | ||
332 | flags = l2c220_op_pa_range(base + L2X0_INV_LINE_PA, | |
333 | start, end, flags); | |
334 | l2c_wait_mask(base + L2X0_INV_LINE_PA, 1); | |
335 | __l2c220_cache_sync(base); | |
336 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
337 | } | |
338 | ||
339 | static void l2c220_clean_range(unsigned long start, unsigned long end) | |
340 | { | |
341 | void __iomem *base = l2x0_base; | |
342 | unsigned long flags; | |
343 | ||
344 | start &= ~(CACHE_LINE_SIZE - 1); | |
345 | if ((end - start) >= l2x0_size) { | |
346 | l2c220_op_way(base, L2X0_CLEAN_WAY); | |
347 | return; | |
348 | } | |
349 | ||
350 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
351 | flags = l2c220_op_pa_range(base + L2X0_CLEAN_LINE_PA, | |
352 | start, end, flags); | |
353 | l2c_wait_mask(base + L2X0_CLEAN_INV_LINE_PA, 1); | |
354 | __l2c220_cache_sync(base); | |
355 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
356 | } | |
357 | ||
358 | static void l2c220_flush_range(unsigned long start, unsigned long end) | |
359 | { | |
360 | void __iomem *base = l2x0_base; | |
361 | unsigned long flags; | |
362 | ||
363 | start &= ~(CACHE_LINE_SIZE - 1); | |
364 | if ((end - start) >= l2x0_size) { | |
365 | l2c220_op_way(base, L2X0_CLEAN_INV_WAY); | |
366 | return; | |
367 | } | |
368 | ||
369 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
370 | flags = l2c220_op_pa_range(base + L2X0_CLEAN_INV_LINE_PA, | |
371 | start, end, flags); | |
372 | l2c_wait_mask(base + L2X0_CLEAN_INV_LINE_PA, 1); | |
373 | __l2c220_cache_sync(base); | |
374 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
375 | } | |
376 | ||
377 | static void l2c220_flush_all(void) | |
378 | { | |
379 | l2c220_op_way(l2x0_base, L2X0_CLEAN_INV_WAY); | |
380 | } | |
381 | ||
382 | static void l2c220_sync(void) | |
383 | { | |
384 | unsigned long flags; | |
385 | ||
386 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
387 | __l2c220_cache_sync(l2x0_base); | |
388 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
389 | } | |
390 | ||
5b290ec2 | 391 | static void l2c220_enable(void __iomem *base, unsigned num_lock) |
a4b041a0 RK |
392 | { |
393 | /* | |
394 | * Always enable non-secure access to the lockdown registers - | |
395 | * we write to them as part of the L2C enable sequence so they | |
396 | * need to be accessible. | |
397 | */ | |
5b290ec2 | 398 | l2x0_saved_regs.aux_ctrl |= L220_AUX_CTRL_NS_LOCKDOWN; |
a4b041a0 | 399 | |
5b290ec2 | 400 | l2c_enable(base, num_lock); |
a4b041a0 RK |
401 | } |
402 | ||
e946a8cb RK |
403 | static void l2c220_unlock(void __iomem *base, unsigned num_lock) |
404 | { | |
405 | if (readl_relaxed(base + L2X0_AUX_CTRL) & L220_AUX_CTRL_NS_LOCKDOWN) | |
406 | l2c_unlock(base, num_lock); | |
407 | } | |
408 | ||
733c6bba | 409 | static const struct l2c_init_data l2c220_data = { |
051334bd | 410 | .type = "L2C-220", |
0493aef4 | 411 | .way_size_0 = SZ_8K, |
733c6bba | 412 | .num_lock = 1, |
a4b041a0 | 413 | .enable = l2c220_enable, |
ddf7d79b | 414 | .save = l2c_save, |
50beefde | 415 | .configure = l2c_configure, |
e946a8cb | 416 | .unlock = l2c220_unlock, |
733c6bba RK |
417 | .outer_cache = { |
418 | .inv_range = l2c220_inv_range, | |
419 | .clean_range = l2c220_clean_range, | |
420 | .flush_range = l2c220_flush_range, | |
421 | .flush_all = l2c220_flush_all, | |
422 | .disable = l2c_disable, | |
423 | .sync = l2c220_sync, | |
6b49241a | 424 | .resume = l2c_resume, |
733c6bba RK |
425 | }, |
426 | }; | |
427 | ||
75461f5c RK |
428 | /* |
429 | * L2C-310 specific code. | |
430 | * | |
f777332b RK |
431 | * Very similar to L2C-210, the PA, set/way and sync operations are atomic, |
432 | * and the way operations are all background tasks. However, issuing an | |
433 | * operation while a background operation is in progress results in a | |
434 | * SLVERR response. We can reuse: | |
435 | * | |
436 | * __l2c210_cache_sync (using sync_reg_offset) | |
437 | * l2c210_sync | |
438 | * l2c210_inv_range (if 588369 is not applicable) | |
439 | * l2c210_clean_range | |
440 | * l2c210_flush_range (if 588369 is not applicable) | |
441 | * l2c210_flush_all (if 727915 is not applicable) | |
442 | * | |
75461f5c RK |
443 | * Errata: |
444 | * 588369: PL310 R0P0->R1P0, fixed R2P0. | |
445 | * Affects: all clean+invalidate operations | |
446 | * clean and invalidate skips the invalidate step, so we need to issue | |
447 | * separate operations. We also require the above debug workaround | |
448 | * enclosing this code fragment on affected parts. On unaffected parts, | |
449 | * we must not use this workaround without the debug register writes | |
450 | * to avoid exposing a problem similar to 727915. | |
451 | * | |
452 | * 727915: PL310 R2P0->R3P0, fixed R3P1. | |
453 | * Affects: clean+invalidate by way | |
454 | * clean and invalidate by way runs in the background, and a store can | |
455 | * hit the line between the clean operation and invalidate operation, | |
456 | * resulting in the store being lost. | |
457 | * | |
a8875a09 RK |
458 | * 752271: PL310 R3P0->R3P1-50REL0, fixed R3P2. |
459 | * Affects: 8x64-bit (double fill) line fetches | |
460 | * double fill line fetches can fail to cause dirty data to be evicted | |
461 | * from the cache before the new data overwrites the second line. | |
462 | * | |
75461f5c RK |
463 | * 753970: PL310 R3P0, fixed R3P1. |
464 | * Affects: sync | |
465 | * prevents merging writes after the sync operation, until another L2C | |
466 | * operation is performed (or a number of other conditions.) | |
467 | * | |
468 | * 769419: PL310 R0P0->R3P1, fixed R3P2. | |
469 | * Affects: store buffer | |
470 | * store buffer is not automatically drained. | |
471 | */ | |
ebd4219f RK |
472 | static void l2c310_inv_range_erratum(unsigned long start, unsigned long end) |
473 | { | |
474 | void __iomem *base = l2x0_base; | |
475 | ||
476 | if ((start | end) & (CACHE_LINE_SIZE - 1)) { | |
477 | unsigned long flags; | |
478 | ||
479 | /* Erratum 588369 for both clean+invalidate operations */ | |
480 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
481 | l2c_set_debug(base, 0x03); | |
482 | ||
483 | if (start & (CACHE_LINE_SIZE - 1)) { | |
484 | start &= ~(CACHE_LINE_SIZE - 1); | |
485 | writel_relaxed(start, base + L2X0_CLEAN_LINE_PA); | |
486 | writel_relaxed(start, base + L2X0_INV_LINE_PA); | |
487 | start += CACHE_LINE_SIZE; | |
488 | } | |
489 | ||
490 | if (end & (CACHE_LINE_SIZE - 1)) { | |
491 | end &= ~(CACHE_LINE_SIZE - 1); | |
492 | writel_relaxed(end, base + L2X0_CLEAN_LINE_PA); | |
493 | writel_relaxed(end, base + L2X0_INV_LINE_PA); | |
494 | } | |
495 | ||
496 | l2c_set_debug(base, 0x00); | |
497 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
498 | } | |
499 | ||
500 | __l2c210_op_pa_range(base + L2X0_INV_LINE_PA, start, end); | |
501 | __l2c210_cache_sync(base); | |
502 | } | |
503 | ||
504 | static void l2c310_flush_range_erratum(unsigned long start, unsigned long end) | |
505 | { | |
506 | raw_spinlock_t *lock = &l2x0_lock; | |
507 | unsigned long flags; | |
508 | void __iomem *base = l2x0_base; | |
509 | ||
510 | raw_spin_lock_irqsave(lock, flags); | |
511 | while (start < end) { | |
512 | unsigned long blk_end = start + min(end - start, 4096UL); | |
513 | ||
514 | l2c_set_debug(base, 0x03); | |
515 | while (start < blk_end) { | |
516 | writel_relaxed(start, base + L2X0_CLEAN_LINE_PA); | |
517 | writel_relaxed(start, base + L2X0_INV_LINE_PA); | |
518 | start += CACHE_LINE_SIZE; | |
519 | } | |
520 | l2c_set_debug(base, 0x00); | |
521 | ||
522 | if (blk_end < end) { | |
523 | raw_spin_unlock_irqrestore(lock, flags); | |
524 | raw_spin_lock_irqsave(lock, flags); | |
525 | } | |
526 | } | |
527 | raw_spin_unlock_irqrestore(lock, flags); | |
528 | __l2c210_cache_sync(base); | |
529 | } | |
530 | ||
99ca1772 RK |
531 | static void l2c310_flush_all_erratum(void) |
532 | { | |
533 | void __iomem *base = l2x0_base; | |
534 | unsigned long flags; | |
535 | ||
536 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
537 | l2c_set_debug(base, 0x03); | |
538 | __l2c_op_way(base + L2X0_CLEAN_INV_WAY); | |
539 | l2c_set_debug(base, 0x00); | |
540 | __l2c210_cache_sync(base); | |
541 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
542 | } | |
543 | ||
09a5d180 | 544 | static void __init l2c310_save(void __iomem *base) |
b98556f2 | 545 | { |
09a5d180 | 546 | unsigned revision; |
b98556f2 | 547 | |
ddf7d79b RK |
548 | l2c_save(base); |
549 | ||
b98556f2 | 550 | l2x0_saved_regs.tag_latency = readl_relaxed(base + |
1a5a954c | 551 | L310_TAG_LATENCY_CTRL); |
b98556f2 | 552 | l2x0_saved_regs.data_latency = readl_relaxed(base + |
1a5a954c | 553 | L310_DATA_LATENCY_CTRL); |
b98556f2 | 554 | l2x0_saved_regs.filter_end = readl_relaxed(base + |
1a5a954c | 555 | L310_ADDR_FILTER_END); |
b98556f2 | 556 | l2x0_saved_regs.filter_start = readl_relaxed(base + |
1a5a954c | 557 | L310_ADDR_FILTER_START); |
b98556f2 | 558 | |
09a5d180 RK |
559 | revision = readl_relaxed(base + L2X0_CACHE_ID) & |
560 | L2X0_CACHE_ID_RTL_MASK; | |
561 | ||
562 | /* From r2p0, there is Prefetch offset/control register */ | |
563 | if (revision >= L310_CACHE_ID_RTL_R2P0) | |
b98556f2 | 564 | l2x0_saved_regs.prefetch_ctrl = readl_relaxed(base + |
1a5a954c | 565 | L310_PREFETCH_CTRL); |
09a5d180 RK |
566 | |
567 | /* From r3p0, there is Power control register */ | |
568 | if (revision >= L310_CACHE_ID_RTL_R3P0) | |
569 | l2x0_saved_regs.pwr_ctrl = readl_relaxed(base + | |
1a5a954c | 570 | L310_POWER_CTRL); |
b98556f2 RK |
571 | } |
572 | ||
6b49241a | 573 | static void l2c310_configure(void __iomem *base) |
b98556f2 | 574 | { |
6b49241a | 575 | unsigned revision; |
09a5d180 | 576 | |
50beefde RK |
577 | l2c_configure(base); |
578 | ||
6b49241a TF |
579 | /* restore pl310 setup */ |
580 | l2c_write_sec(l2x0_saved_regs.tag_latency, base, | |
581 | L310_TAG_LATENCY_CTRL); | |
582 | l2c_write_sec(l2x0_saved_regs.data_latency, base, | |
583 | L310_DATA_LATENCY_CTRL); | |
584 | l2c_write_sec(l2x0_saved_regs.filter_end, base, | |
585 | L310_ADDR_FILTER_END); | |
586 | l2c_write_sec(l2x0_saved_regs.filter_start, base, | |
587 | L310_ADDR_FILTER_START); | |
588 | ||
589 | revision = readl_relaxed(base + L2X0_CACHE_ID) & | |
590 | L2X0_CACHE_ID_RTL_MASK; | |
591 | ||
592 | if (revision >= L310_CACHE_ID_RTL_R2P0) | |
593 | l2c_write_sec(l2x0_saved_regs.prefetch_ctrl, base, | |
594 | L310_PREFETCH_CTRL); | |
595 | if (revision >= L310_CACHE_ID_RTL_R3P0) | |
596 | l2c_write_sec(l2x0_saved_regs.pwr_ctrl, base, | |
597 | L310_POWER_CTRL); | |
8ef418c7 RK |
598 | } |
599 | ||
9eeb2264 RC |
600 | static int l2c310_starting_cpu(unsigned int cpu) |
601 | { | |
602 | set_auxcr(get_auxcr() | BIT(3) | BIT(2) | BIT(1)); | |
603 | return 0; | |
604 | } | |
605 | ||
606 | static int l2c310_dying_cpu(unsigned int cpu) | |
607 | { | |
608 | set_auxcr(get_auxcr() & ~(BIT(3) | BIT(2) | BIT(1))); | |
609 | return 0; | |
b98556f2 RK |
610 | } |
611 | ||
5b290ec2 | 612 | static void __init l2c310_enable(void __iomem *base, unsigned num_lock) |
4374d649 | 613 | { |
9a2c33a4 | 614 | unsigned rev = readl_relaxed(base + L2X0_CACHE_ID) & L2X0_CACHE_ID_RTL_MASK; |
af040ffc | 615 | bool cortex_a9 = read_cpuid_part() == ARM_CPU_PART_CORTEX_A9; |
5b290ec2 | 616 | u32 aux = l2x0_saved_regs.aux_ctrl; |
4374d649 RK |
617 | |
618 | if (rev >= L310_CACHE_ID_RTL_R2P0) { | |
619 | if (cortex_a9) { | |
620 | aux |= L310_AUX_CTRL_EARLY_BRESP; | |
621 | pr_info("L2C-310 enabling early BRESP for Cortex-A9\n"); | |
622 | } else if (aux & L310_AUX_CTRL_EARLY_BRESP) { | |
623 | pr_warn("L2C-310 early BRESP only supported with Cortex-A9\n"); | |
624 | aux &= ~L310_AUX_CTRL_EARLY_BRESP; | |
625 | } | |
626 | } | |
627 | ||
8ef418c7 RK |
628 | if (cortex_a9) { |
629 | u32 aux_cur = readl_relaxed(base + L2X0_AUX_CTRL); | |
630 | u32 acr = get_auxcr(); | |
631 | ||
632 | pr_debug("Cortex-A9 ACR=0x%08x\n", acr); | |
633 | ||
634 | if (acr & BIT(3) && !(aux_cur & L310_AUX_CTRL_FULL_LINE_ZERO)) | |
635 | pr_err("L2C-310: full line of zeros enabled in Cortex-A9 but not L2C-310 - invalid\n"); | |
636 | ||
637 | if (aux & L310_AUX_CTRL_FULL_LINE_ZERO && !(acr & BIT(3))) | |
638 | pr_err("L2C-310: enabling full line of zeros but not enabled in Cortex-A9\n"); | |
639 | ||
640 | if (!(aux & L310_AUX_CTRL_FULL_LINE_ZERO) && !outer_cache.write_sec) { | |
641 | aux |= L310_AUX_CTRL_FULL_LINE_ZERO; | |
642 | pr_info("L2C-310 full line of zeros enabled for Cortex-A9\n"); | |
643 | } | |
644 | } else if (aux & (L310_AUX_CTRL_FULL_LINE_ZERO | L310_AUX_CTRL_EARLY_BRESP)) { | |
645 | pr_err("L2C-310: disabling Cortex-A9 specific feature bits\n"); | |
646 | aux &= ~(L310_AUX_CTRL_FULL_LINE_ZERO | L310_AUX_CTRL_EARLY_BRESP); | |
647 | } | |
648 | ||
6b49241a TF |
649 | /* |
650 | * Always enable non-secure access to the lockdown registers - | |
651 | * we write to them as part of the L2C enable sequence so they | |
652 | * need to be accessible. | |
653 | */ | |
5b290ec2 | 654 | l2x0_saved_regs.aux_ctrl = aux | L310_AUX_CTRL_NS_LOCKDOWN; |
6b49241a | 655 | |
5b290ec2 | 656 | l2c_enable(base, num_lock); |
6b49241a TF |
657 | |
658 | /* Read back resulting AUX_CTRL value as it could have been altered. */ | |
659 | aux = readl_relaxed(base + L2X0_AUX_CTRL); | |
660 | ||
8ef418c7 RK |
661 | if (aux & (L310_AUX_CTRL_DATA_PREFETCH | L310_AUX_CTRL_INSTR_PREFETCH)) { |
662 | u32 prefetch = readl_relaxed(base + L310_PREFETCH_CTRL); | |
663 | ||
664 | pr_info("L2C-310 %s%s prefetch enabled, offset %u lines\n", | |
665 | aux & L310_AUX_CTRL_INSTR_PREFETCH ? "I" : "", | |
666 | aux & L310_AUX_CTRL_DATA_PREFETCH ? "D" : "", | |
667 | 1 + (prefetch & L310_PREFETCH_CTRL_OFFSET_MASK)); | |
668 | } | |
669 | ||
3a43b581 RK |
670 | /* r3p0 or later has power control register */ |
671 | if (rev >= L310_CACHE_ID_RTL_R3P0) { | |
672 | u32 power_ctrl; | |
673 | ||
3a43b581 RK |
674 | power_ctrl = readl_relaxed(base + L310_POWER_CTRL); |
675 | pr_info("L2C-310 dynamic clock gating %sabled, standby mode %sabled\n", | |
676 | power_ctrl & L310_DYNAMIC_CLK_GATING_EN ? "en" : "dis", | |
677 | power_ctrl & L310_STNDBY_MODE_EN ? "en" : "dis"); | |
678 | } | |
679 | ||
9eeb2264 RC |
680 | if (aux & L310_AUX_CTRL_FULL_LINE_ZERO) |
681 | cpuhp_setup_state(CPUHP_AP_ARM_L2X0_STARTING, | |
682 | "AP_ARM_L2X0_STARTING", l2c310_starting_cpu, | |
683 | l2c310_dying_cpu); | |
4374d649 RK |
684 | } |
685 | ||
75461f5c RK |
686 | static void __init l2c310_fixup(void __iomem *base, u32 cache_id, |
687 | struct outer_cache_fns *fns) | |
688 | { | |
689 | unsigned revision = cache_id & L2X0_CACHE_ID_RTL_MASK; | |
a8875a09 | 690 | const char *errata[8]; |
75461f5c RK |
691 | unsigned n = 0; |
692 | ||
ebd4219f RK |
693 | if (IS_ENABLED(CONFIG_PL310_ERRATA_588369) && |
694 | revision < L310_CACHE_ID_RTL_R2P0 && | |
695 | /* For bcm compatibility */ | |
f777332b | 696 | fns->inv_range == l2c210_inv_range) { |
ebd4219f RK |
697 | fns->inv_range = l2c310_inv_range_erratum; |
698 | fns->flush_range = l2c310_flush_range_erratum; | |
699 | errata[n++] = "588369"; | |
700 | } | |
701 | ||
99ca1772 RK |
702 | if (IS_ENABLED(CONFIG_PL310_ERRATA_727915) && |
703 | revision >= L310_CACHE_ID_RTL_R2P0 && | |
704 | revision < L310_CACHE_ID_RTL_R3P1) { | |
705 | fns->flush_all = l2c310_flush_all_erratum; | |
706 | errata[n++] = "727915"; | |
707 | } | |
708 | ||
a8875a09 RK |
709 | if (revision >= L310_CACHE_ID_RTL_R3P0 && |
710 | revision < L310_CACHE_ID_RTL_R3P2) { | |
6b49241a | 711 | u32 val = l2x0_saved_regs.prefetch_ctrl; |
a8875a09 RK |
712 | /* I don't think bit23 is required here... but iMX6 does so */ |
713 | if (val & (BIT(30) | BIT(23))) { | |
714 | val &= ~(BIT(30) | BIT(23)); | |
6b49241a | 715 | l2x0_saved_regs.prefetch_ctrl = val; |
a8875a09 RK |
716 | errata[n++] = "752271"; |
717 | } | |
718 | } | |
719 | ||
75461f5c RK |
720 | if (IS_ENABLED(CONFIG_PL310_ERRATA_753970) && |
721 | revision == L310_CACHE_ID_RTL_R3P0) { | |
722 | sync_reg_offset = L2X0_DUMMY_REG; | |
723 | errata[n++] = "753970"; | |
724 | } | |
725 | ||
726 | if (IS_ENABLED(CONFIG_PL310_ERRATA_769419)) | |
727 | errata[n++] = "769419"; | |
728 | ||
729 | if (n) { | |
730 | unsigned i; | |
731 | ||
732 | pr_info("L2C-310 errat%s", n > 1 ? "a" : "um"); | |
733 | for (i = 0; i < n; i++) | |
734 | pr_cont(" %s", errata[i]); | |
735 | pr_cont(" enabled\n"); | |
736 | } | |
737 | } | |
738 | ||
8ef418c7 RK |
739 | static void l2c310_disable(void) |
740 | { | |
741 | /* | |
742 | * If full-line-of-zeros is enabled, we must first disable it in the | |
743 | * Cortex-A9 auxiliary control register before disabling the L2 cache. | |
744 | */ | |
745 | if (l2x0_saved_regs.aux_ctrl & L310_AUX_CTRL_FULL_LINE_ZERO) | |
746 | set_auxcr(get_auxcr() & ~(BIT(3) | BIT(2) | BIT(1))); | |
747 | ||
748 | l2c_disable(); | |
749 | } | |
750 | ||
6b49241a TF |
751 | static void l2c310_resume(void) |
752 | { | |
753 | l2c_resume(); | |
754 | ||
755 | /* Re-enable full-line-of-zeros for Cortex-A9 */ | |
756 | if (l2x0_saved_regs.aux_ctrl & L310_AUX_CTRL_FULL_LINE_ZERO) | |
757 | set_auxcr(get_auxcr() | BIT(3) | BIT(2) | BIT(1)); | |
758 | } | |
759 | ||
e946a8cb RK |
760 | static void l2c310_unlock(void __iomem *base, unsigned num_lock) |
761 | { | |
762 | if (readl_relaxed(base + L2X0_AUX_CTRL) & L310_AUX_CTRL_NS_LOCKDOWN) | |
763 | l2c_unlock(base, num_lock); | |
764 | } | |
765 | ||
75461f5c | 766 | static const struct l2c_init_data l2c310_init_fns __initconst = { |
051334bd | 767 | .type = "L2C-310", |
0493aef4 | 768 | .way_size_0 = SZ_8K, |
75461f5c | 769 | .num_lock = 8, |
4374d649 | 770 | .enable = l2c310_enable, |
75461f5c | 771 | .fixup = l2c310_fixup, |
09a5d180 | 772 | .save = l2c310_save, |
6b49241a | 773 | .configure = l2c310_configure, |
e946a8cb | 774 | .unlock = l2c310_unlock, |
75461f5c | 775 | .outer_cache = { |
f777332b RK |
776 | .inv_range = l2c210_inv_range, |
777 | .clean_range = l2c210_clean_range, | |
778 | .flush_range = l2c210_flush_range, | |
779 | .flush_all = l2c210_flush_all, | |
8ef418c7 | 780 | .disable = l2c310_disable, |
f777332b | 781 | .sync = l2c210_sync, |
09a5d180 | 782 | .resume = l2c310_resume, |
75461f5c RK |
783 | }, |
784 | }; | |
785 | ||
6b49241a | 786 | static int __init __l2c_init(const struct l2c_init_data *data, |
36f46d6d | 787 | u32 aux_val, u32 aux_mask, u32 cache_id, bool nosync) |
382266ad | 788 | { |
75461f5c | 789 | struct outer_cache_fns fns; |
0493aef4 | 790 | unsigned way_size_bits, ways; |
560be613 | 791 | u32 aux, old_aux; |
382266ad | 792 | |
6b49241a TF |
793 | /* |
794 | * Save the pointer globally so that callbacks which do not receive | |
795 | * context from callers can access the structure. | |
796 | */ | |
797 | l2x0_data = kmemdup(data, sizeof(*data), GFP_KERNEL); | |
798 | if (!l2x0_data) | |
799 | return -ENOMEM; | |
800 | ||
560be613 RK |
801 | /* |
802 | * Sanity check the aux values. aux_mask is the bits we preserve | |
803 | * from reading the hardware register, and aux_val is the bits we | |
804 | * set. | |
805 | */ | |
806 | if (aux_val & aux_mask) | |
807 | pr_alert("L2C: platform provided aux values permit register corruption.\n"); | |
64039be8 | 808 | |
560be613 | 809 | old_aux = aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL); |
4082cfa7 SH |
810 | aux &= aux_mask; |
811 | aux |= aux_val; | |
812 | ||
560be613 RK |
813 | if (old_aux != aux) |
814 | pr_warn("L2C: DT/platform modifies aux control register: 0x%08x -> 0x%08x\n", | |
815 | old_aux, aux); | |
816 | ||
64039be8 | 817 | /* Determine the number of ways */ |
6e7aceeb | 818 | switch (cache_id & L2X0_CACHE_ID_PART_MASK) { |
64039be8 | 819 | case L2X0_CACHE_ID_PART_L310: |
314e47b7 RK |
820 | if ((aux_val | ~aux_mask) & (L2C_AUX_CTRL_WAY_SIZE_MASK | L310_AUX_CTRL_ASSOCIATIVITY_16)) |
821 | pr_warn("L2C: DT/platform tries to modify or specify cache size\n"); | |
64039be8 JM |
822 | if (aux & (1 << 16)) |
823 | ways = 16; | |
824 | else | |
825 | ways = 8; | |
64039be8 | 826 | break; |
75461f5c | 827 | |
64039be8 | 828 | case L2X0_CACHE_ID_PART_L210: |
5f47c387 | 829 | case L2X0_CACHE_ID_PART_L220: |
64039be8 | 830 | ways = (aux >> 13) & 0xf; |
64039be8 | 831 | break; |
b8db6b88 GC |
832 | |
833 | case AURORA_CACHE_ID: | |
b8db6b88 GC |
834 | ways = (aux >> 13) & 0xf; |
835 | ways = 2 << ((ways + 1) >> 2); | |
b8db6b88 | 836 | break; |
75461f5c | 837 | |
64039be8 JM |
838 | default: |
839 | /* Assume unknown chips have 8 ways */ | |
840 | ways = 8; | |
64039be8 JM |
841 | break; |
842 | } | |
843 | ||
844 | l2x0_way_mask = (1 << ways) - 1; | |
845 | ||
5ba70372 | 846 | /* |
0493aef4 RK |
847 | * way_size_0 is the size that a way_size value of zero would be |
848 | * given the calculation: way_size = way_size_0 << way_size_bits. | |
849 | * So, if way_size_bits=0 is reserved, but way_size_bits=1 is 16k, | |
850 | * then way_size_0 would be 8k. | |
851 | * | |
852 | * L2 cache size = number of ways * way size. | |
5ba70372 | 853 | */ |
1a5a954c RK |
854 | way_size_bits = (aux & L2C_AUX_CTRL_WAY_SIZE_MASK) >> |
855 | L2C_AUX_CTRL_WAY_SIZE_SHIFT; | |
0493aef4 | 856 | l2x0_size = ways * (data->way_size_0 << way_size_bits); |
5ba70372 | 857 | |
75461f5c | 858 | fns = data->outer_cache; |
8abd259f | 859 | fns.write_sec = outer_cache.write_sec; |
c6d1a2d0 | 860 | fns.configure = outer_cache.configure; |
75461f5c RK |
861 | if (data->fixup) |
862 | data->fixup(l2x0_base, cache_id, &fns); | |
36f46d6d LW |
863 | if (nosync) { |
864 | pr_info("L2C: disabling outer sync\n"); | |
865 | fns.sync = NULL; | |
866 | } | |
75461f5c | 867 | |
48371cd3 | 868 | /* |
3b8bad57 RK |
869 | * Check if l2x0 controller is already enabled. If we are booting |
870 | * in non-secure mode accessing the below registers will fault. | |
48371cd3 | 871 | */ |
5b290ec2 RK |
872 | if (!(readl_relaxed(l2x0_base + L2X0_CTRL) & L2X0_CTRL_EN)) { |
873 | l2x0_saved_regs.aux_ctrl = aux; | |
874 | ||
875 | data->enable(l2x0_base, data->num_lock); | |
876 | } | |
382266ad | 877 | |
ddf7d79b | 878 | outer_cache = fns; |
9d4876f0 | 879 | |
ddf7d79b RK |
880 | /* |
881 | * It is strange to save the register state before initialisation, | |
882 | * but hey, this is what the DT implementations decided to do. | |
883 | */ | |
884 | if (data->save) | |
885 | data->save(l2x0_base); | |
9d4876f0 | 886 | |
ddf7d79b RK |
887 | /* Re-read it in case some bits are reserved. */ |
888 | aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL); | |
382266ad | 889 | |
cdef8689 | 890 | pr_info("%s cache controller enabled, %d ways, %d kB\n", |
051334bd | 891 | data->type, ways, l2x0_size >> 10); |
cdef8689 | 892 | pr_info("%s: CACHE_ID 0x%08x, AUX_CTRL 0x%08x\n", |
051334bd | 893 | data->type, cache_id, aux); |
6b49241a TF |
894 | |
895 | return 0; | |
382266ad | 896 | } |
8c369264 | 897 | |
96054b0a RK |
898 | void __init l2x0_init(void __iomem *base, u32 aux_val, u32 aux_mask) |
899 | { | |
75461f5c | 900 | const struct l2c_init_data *data; |
96054b0a RK |
901 | u32 cache_id; |
902 | ||
903 | l2x0_base = base; | |
904 | ||
905 | cache_id = readl_relaxed(base + L2X0_CACHE_ID); | |
906 | ||
75461f5c RK |
907 | switch (cache_id & L2X0_CACHE_ID_PART_MASK) { |
908 | default: | |
6a28cf59 RK |
909 | case L2X0_CACHE_ID_PART_L210: |
910 | data = &l2c210_data; | |
911 | break; | |
912 | ||
733c6bba RK |
913 | case L2X0_CACHE_ID_PART_L220: |
914 | data = &l2c220_data; | |
915 | break; | |
916 | ||
75461f5c RK |
917 | case L2X0_CACHE_ID_PART_L310: |
918 | data = &l2c310_init_fns; | |
919 | break; | |
920 | } | |
921 | ||
6b49241a TF |
922 | /* Read back current (default) hardware configuration */ |
923 | if (data->save) | |
924 | data->save(l2x0_base); | |
925 | ||
36f46d6d | 926 | __l2c_init(data, aux_val, aux_mask, cache_id, false); |
96054b0a RK |
927 | } |
928 | ||
8c369264 | 929 | #ifdef CONFIG_OF |
b8db6b88 GC |
930 | static int l2_wt_override; |
931 | ||
96054b0a RK |
932 | /* Aurora don't have the cache ID register available, so we have to |
933 | * pass it though the device tree */ | |
934 | static u32 cache_id_part_number_from_dt; | |
935 | ||
f3354ab6 LW |
936 | /** |
937 | * l2x0_cache_size_of_parse() - read cache size parameters from DT | |
938 | * @np: the device tree node for the l2 cache | |
939 | * @aux_val: pointer to machine-supplied auxilary register value, to | |
940 | * be augmented by the call (bits to be set to 1) | |
941 | * @aux_mask: pointer to machine-supplied auxilary register mask, to | |
942 | * be augmented by the call (bits to be set to 0) | |
943 | * @associativity: variable to return the calculated associativity in | |
944 | * @max_way_size: the maximum size in bytes for the cache ways | |
945 | */ | |
d0b92845 | 946 | static int __init l2x0_cache_size_of_parse(const struct device_node *np, |
f3354ab6 LW |
947 | u32 *aux_val, u32 *aux_mask, |
948 | u32 *associativity, | |
949 | u32 max_way_size) | |
950 | { | |
951 | u32 mask = 0, val = 0; | |
952 | u32 cache_size = 0, sets = 0; | |
953 | u32 way_size_bits = 1; | |
954 | u32 way_size = 0; | |
955 | u32 block_size = 0; | |
956 | u32 line_size = 0; | |
957 | ||
958 | of_property_read_u32(np, "cache-size", &cache_size); | |
959 | of_property_read_u32(np, "cache-sets", &sets); | |
960 | of_property_read_u32(np, "cache-block-size", &block_size); | |
961 | of_property_read_u32(np, "cache-line-size", &line_size); | |
962 | ||
963 | if (!cache_size || !sets) | |
d0b92845 | 964 | return -ENODEV; |
f3354ab6 LW |
965 | |
966 | /* All these l2 caches have the same line = block size actually */ | |
967 | if (!line_size) { | |
968 | if (block_size) { | |
f2c22731 | 969 | /* If linesize is not given, it is equal to blocksize */ |
f3354ab6 LW |
970 | line_size = block_size; |
971 | } else { | |
972 | /* Fall back to known size */ | |
973 | pr_warn("L2C OF: no cache block/line size given: " | |
974 | "falling back to default size %d bytes\n", | |
975 | CACHE_LINE_SIZE); | |
976 | line_size = CACHE_LINE_SIZE; | |
977 | } | |
978 | } | |
979 | ||
980 | if (line_size != CACHE_LINE_SIZE) | |
981 | pr_warn("L2C OF: DT supplied line size %d bytes does " | |
982 | "not match hardware line size of %d bytes\n", | |
983 | line_size, | |
984 | CACHE_LINE_SIZE); | |
985 | ||
986 | /* | |
987 | * Since: | |
988 | * set size = cache size / sets | |
989 | * ways = cache size / (sets * line size) | |
990 | * way size = cache size / (cache size / (sets * line size)) | |
991 | * way size = sets * line size | |
992 | * associativity = ways = cache size / way size | |
993 | */ | |
994 | way_size = sets * line_size; | |
995 | *associativity = cache_size / way_size; | |
996 | ||
997 | if (way_size > max_way_size) { | |
998 | pr_err("L2C OF: set size %dKB is too large\n", way_size); | |
d0b92845 | 999 | return -EINVAL; |
f3354ab6 LW |
1000 | } |
1001 | ||
1002 | pr_info("L2C OF: override cache size: %d bytes (%dKB)\n", | |
1003 | cache_size, cache_size >> 10); | |
1004 | pr_info("L2C OF: override line size: %d bytes\n", line_size); | |
1005 | pr_info("L2C OF: override way size: %d bytes (%dKB)\n", | |
1006 | way_size, way_size >> 10); | |
1007 | pr_info("L2C OF: override associativity: %d\n", *associativity); | |
1008 | ||
1009 | /* | |
1010 | * Calculates the bits 17:19 to set for way size: | |
1011 | * 512KB -> 6, 256KB -> 5, ... 16KB -> 1 | |
1012 | */ | |
1013 | way_size_bits = ilog2(way_size >> 10) - 3; | |
1014 | if (way_size_bits < 1 || way_size_bits > 6) { | |
1015 | pr_err("L2C OF: cache way size illegal: %dKB is not mapped\n", | |
1016 | way_size); | |
d0b92845 | 1017 | return -EINVAL; |
f3354ab6 LW |
1018 | } |
1019 | ||
1020 | mask |= L2C_AUX_CTRL_WAY_SIZE_MASK; | |
1021 | val |= (way_size_bits << L2C_AUX_CTRL_WAY_SIZE_SHIFT); | |
1022 | ||
1023 | *aux_val &= ~mask; | |
1024 | *aux_val |= val; | |
1025 | *aux_mask &= ~mask; | |
d0b92845 FE |
1026 | |
1027 | return 0; | |
f3354ab6 LW |
1028 | } |
1029 | ||
da3627fb RK |
1030 | static void __init l2x0_of_parse(const struct device_node *np, |
1031 | u32 *aux_val, u32 *aux_mask) | |
1032 | { | |
1033 | u32 data[2] = { 0, 0 }; | |
1034 | u32 tag = 0; | |
1035 | u32 dirty = 0; | |
1036 | u32 val = 0, mask = 0; | |
f3354ab6 | 1037 | u32 assoc; |
d0b92845 | 1038 | int ret; |
da3627fb RK |
1039 | |
1040 | of_property_read_u32(np, "arm,tag-latency", &tag); | |
1041 | if (tag) { | |
1042 | mask |= L2X0_AUX_CTRL_TAG_LATENCY_MASK; | |
1043 | val |= (tag - 1) << L2X0_AUX_CTRL_TAG_LATENCY_SHIFT; | |
1044 | } | |
1045 | ||
1046 | of_property_read_u32_array(np, "arm,data-latency", | |
1047 | data, ARRAY_SIZE(data)); | |
1048 | if (data[0] && data[1]) { | |
1049 | mask |= L2X0_AUX_CTRL_DATA_RD_LATENCY_MASK | | |
1050 | L2X0_AUX_CTRL_DATA_WR_LATENCY_MASK; | |
1051 | val |= ((data[0] - 1) << L2X0_AUX_CTRL_DATA_RD_LATENCY_SHIFT) | | |
1052 | ((data[1] - 1) << L2X0_AUX_CTRL_DATA_WR_LATENCY_SHIFT); | |
1053 | } | |
1054 | ||
1055 | of_property_read_u32(np, "arm,dirty-latency", &dirty); | |
1056 | if (dirty) { | |
1057 | mask |= L2X0_AUX_CTRL_DIRTY_LATENCY_MASK; | |
1058 | val |= (dirty - 1) << L2X0_AUX_CTRL_DIRTY_LATENCY_SHIFT; | |
1059 | } | |
1060 | ||
b522842c LW |
1061 | if (of_property_read_bool(np, "arm,parity-enable")) { |
1062 | mask &= ~L2C_AUX_CTRL_PARITY_ENABLE; | |
1063 | val |= L2C_AUX_CTRL_PARITY_ENABLE; | |
1064 | } else if (of_property_read_bool(np, "arm,parity-disable")) { | |
1065 | mask &= ~L2C_AUX_CTRL_PARITY_ENABLE; | |
1066 | } | |
1067 | ||
1068 | if (of_property_read_bool(np, "arm,shared-override")) { | |
1069 | mask &= ~L2C_AUX_CTRL_SHARED_OVERRIDE; | |
1070 | val |= L2C_AUX_CTRL_SHARED_OVERRIDE; | |
1071 | } | |
1072 | ||
d0b92845 FE |
1073 | ret = l2x0_cache_size_of_parse(np, aux_val, aux_mask, &assoc, SZ_256K); |
1074 | if (ret) | |
1075 | return; | |
1076 | ||
f3354ab6 LW |
1077 | if (assoc > 8) { |
1078 | pr_err("l2x0 of: cache setting yield too high associativity\n"); | |
1079 | pr_err("l2x0 of: %d calculated, max 8\n", assoc); | |
1080 | } else { | |
1081 | mask |= L2X0_AUX_CTRL_ASSOC_MASK; | |
1082 | val |= (assoc << L2X0_AUX_CTRL_ASSOC_SHIFT); | |
1083 | } | |
1084 | ||
da3627fb RK |
1085 | *aux_val &= ~mask; |
1086 | *aux_val |= val; | |
1087 | *aux_mask &= ~mask; | |
1088 | } | |
1089 | ||
6a28cf59 | 1090 | static const struct l2c_init_data of_l2c210_data __initconst = { |
051334bd | 1091 | .type = "L2C-210", |
0493aef4 | 1092 | .way_size_0 = SZ_8K, |
6a28cf59 RK |
1093 | .num_lock = 1, |
1094 | .of_parse = l2x0_of_parse, | |
1095 | .enable = l2c_enable, | |
ddf7d79b | 1096 | .save = l2c_save, |
50beefde | 1097 | .configure = l2c_configure, |
e946a8cb | 1098 | .unlock = l2c_unlock, |
6a28cf59 RK |
1099 | .outer_cache = { |
1100 | .inv_range = l2c210_inv_range, | |
1101 | .clean_range = l2c210_clean_range, | |
1102 | .flush_range = l2c210_flush_range, | |
1103 | .flush_all = l2c210_flush_all, | |
1104 | .disable = l2c_disable, | |
1105 | .sync = l2c210_sync, | |
6b49241a | 1106 | .resume = l2c_resume, |
6a28cf59 RK |
1107 | }, |
1108 | }; | |
1109 | ||
733c6bba | 1110 | static const struct l2c_init_data of_l2c220_data __initconst = { |
051334bd | 1111 | .type = "L2C-220", |
0493aef4 | 1112 | .way_size_0 = SZ_8K, |
733c6bba | 1113 | .num_lock = 1, |
da3627fb | 1114 | .of_parse = l2x0_of_parse, |
a4b041a0 | 1115 | .enable = l2c220_enable, |
ddf7d79b | 1116 | .save = l2c_save, |
50beefde | 1117 | .configure = l2c_configure, |
e946a8cb | 1118 | .unlock = l2c220_unlock, |
da3627fb | 1119 | .outer_cache = { |
733c6bba RK |
1120 | .inv_range = l2c220_inv_range, |
1121 | .clean_range = l2c220_clean_range, | |
1122 | .flush_range = l2c220_flush_range, | |
1123 | .flush_all = l2c220_flush_all, | |
1124 | .disable = l2c_disable, | |
1125 | .sync = l2c220_sync, | |
6b49241a | 1126 | .resume = l2c_resume, |
da3627fb RK |
1127 | }, |
1128 | }; | |
1129 | ||
f777332b RK |
1130 | static void __init l2c310_of_parse(const struct device_node *np, |
1131 | u32 *aux_val, u32 *aux_mask) | |
da3627fb RK |
1132 | { |
1133 | u32 data[3] = { 0, 0, 0 }; | |
1134 | u32 tag[3] = { 0, 0, 0 }; | |
1135 | u32 filter[2] = { 0, 0 }; | |
f3354ab6 | 1136 | u32 assoc; |
cf0681ca | 1137 | u32 prefetch; |
204932df | 1138 | u32 power; |
cf0681ca | 1139 | u32 val; |
d0b92845 | 1140 | int ret; |
da3627fb RK |
1141 | |
1142 | of_property_read_u32_array(np, "arm,tag-latency", tag, ARRAY_SIZE(tag)); | |
1143 | if (tag[0] && tag[1] && tag[2]) | |
6b49241a | 1144 | l2x0_saved_regs.tag_latency = |
1a5a954c RK |
1145 | L310_LATENCY_CTRL_RD(tag[0] - 1) | |
1146 | L310_LATENCY_CTRL_WR(tag[1] - 1) | | |
6b49241a | 1147 | L310_LATENCY_CTRL_SETUP(tag[2] - 1); |
da3627fb RK |
1148 | |
1149 | of_property_read_u32_array(np, "arm,data-latency", | |
1150 | data, ARRAY_SIZE(data)); | |
1151 | if (data[0] && data[1] && data[2]) | |
6b49241a | 1152 | l2x0_saved_regs.data_latency = |
1a5a954c RK |
1153 | L310_LATENCY_CTRL_RD(data[0] - 1) | |
1154 | L310_LATENCY_CTRL_WR(data[1] - 1) | | |
6b49241a | 1155 | L310_LATENCY_CTRL_SETUP(data[2] - 1); |
da3627fb RK |
1156 | |
1157 | of_property_read_u32_array(np, "arm,filter-ranges", | |
1158 | filter, ARRAY_SIZE(filter)); | |
1159 | if (filter[1]) { | |
6b49241a TF |
1160 | l2x0_saved_regs.filter_end = |
1161 | ALIGN(filter[0] + filter[1], SZ_1M); | |
1162 | l2x0_saved_regs.filter_start = (filter[0] & ~(SZ_1M - 1)) | |
1163 | | L310_ADDR_FILTER_EN; | |
da3627fb | 1164 | } |
f3354ab6 | 1165 | |
d0b92845 | 1166 | ret = l2x0_cache_size_of_parse(np, aux_val, aux_mask, &assoc, SZ_512K); |
5c95ed47 FG |
1167 | if (!ret) { |
1168 | switch (assoc) { | |
1169 | case 16: | |
1170 | *aux_val &= ~L2X0_AUX_CTRL_ASSOC_MASK; | |
1171 | *aux_val |= L310_AUX_CTRL_ASSOCIATIVITY_16; | |
1172 | *aux_mask &= ~L2X0_AUX_CTRL_ASSOC_MASK; | |
1173 | break; | |
1174 | case 8: | |
1175 | *aux_val &= ~L2X0_AUX_CTRL_ASSOC_MASK; | |
1176 | *aux_mask &= ~L2X0_AUX_CTRL_ASSOC_MASK; | |
1177 | break; | |
1178 | default: | |
1179 | pr_err("L2C-310 OF cache associativity %d invalid, only 8 or 16 permitted\n", | |
1180 | assoc); | |
1181 | break; | |
1182 | } | |
f3354ab6 | 1183 | } |
cf0681ca | 1184 | |
eeedcea6 GU |
1185 | if (of_property_read_bool(np, "arm,shared-override")) { |
1186 | *aux_val |= L2C_AUX_CTRL_SHARED_OVERRIDE; | |
1187 | *aux_mask &= ~L2C_AUX_CTRL_SHARED_OVERRIDE; | |
1188 | } | |
1189 | ||
b522842c LW |
1190 | if (of_property_read_bool(np, "arm,parity-enable")) { |
1191 | *aux_val |= L2C_AUX_CTRL_PARITY_ENABLE; | |
1192 | *aux_mask &= ~L2C_AUX_CTRL_PARITY_ENABLE; | |
1193 | } else if (of_property_read_bool(np, "arm,parity-disable")) { | |
1194 | *aux_val &= ~L2C_AUX_CTRL_PARITY_ENABLE; | |
1195 | *aux_mask &= ~L2C_AUX_CTRL_PARITY_ENABLE; | |
1196 | } | |
1197 | ||
cf0681ca TF |
1198 | prefetch = l2x0_saved_regs.prefetch_ctrl; |
1199 | ||
1200 | ret = of_property_read_u32(np, "arm,double-linefill", &val); | |
1201 | if (ret == 0) { | |
1202 | if (val) | |
1203 | prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL; | |
1204 | else | |
1205 | prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL; | |
1206 | } else if (ret != -EINVAL) { | |
1207 | pr_err("L2C-310 OF arm,double-linefill property value is missing\n"); | |
1208 | } | |
1209 | ||
1210 | ret = of_property_read_u32(np, "arm,double-linefill-incr", &val); | |
1211 | if (ret == 0) { | |
1212 | if (val) | |
1213 | prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL_INCR; | |
1214 | else | |
1215 | prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL_INCR; | |
1216 | } else if (ret != -EINVAL) { | |
1217 | pr_err("L2C-310 OF arm,double-linefill-incr property value is missing\n"); | |
1218 | } | |
1219 | ||
1220 | ret = of_property_read_u32(np, "arm,double-linefill-wrap", &val); | |
1221 | if (ret == 0) { | |
1222 | if (!val) | |
1223 | prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL_WRAP; | |
1224 | else | |
1225 | prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL_WRAP; | |
1226 | } else if (ret != -EINVAL) { | |
1227 | pr_err("L2C-310 OF arm,double-linefill-wrap property value is missing\n"); | |
1228 | } | |
1229 | ||
1230 | ret = of_property_read_u32(np, "arm,prefetch-drop", &val); | |
1231 | if (ret == 0) { | |
1232 | if (val) | |
1233 | prefetch |= L310_PREFETCH_CTRL_PREFETCH_DROP; | |
1234 | else | |
1235 | prefetch &= ~L310_PREFETCH_CTRL_PREFETCH_DROP; | |
1236 | } else if (ret != -EINVAL) { | |
1237 | pr_err("L2C-310 OF arm,prefetch-drop property value is missing\n"); | |
1238 | } | |
1239 | ||
1240 | ret = of_property_read_u32(np, "arm,prefetch-offset", &val); | |
1241 | if (ret == 0) { | |
1242 | prefetch &= ~L310_PREFETCH_CTRL_OFFSET_MASK; | |
1243 | prefetch |= val & L310_PREFETCH_CTRL_OFFSET_MASK; | |
1244 | } else if (ret != -EINVAL) { | |
1245 | pr_err("L2C-310 OF arm,prefetch-offset property value is missing\n"); | |
1246 | } | |
1247 | ||
ec3bd0e6 HM |
1248 | ret = of_property_read_u32(np, "prefetch-data", &val); |
1249 | if (ret == 0) { | |
1250 | if (val) | |
1251 | prefetch |= L310_PREFETCH_CTRL_DATA_PREFETCH; | |
1252 | else | |
1253 | prefetch &= ~L310_PREFETCH_CTRL_DATA_PREFETCH; | |
1254 | } else if (ret != -EINVAL) { | |
1255 | pr_err("L2C-310 OF prefetch-data property value is missing\n"); | |
1256 | } | |
1257 | ||
1258 | ret = of_property_read_u32(np, "prefetch-instr", &val); | |
1259 | if (ret == 0) { | |
1260 | if (val) | |
1261 | prefetch |= L310_PREFETCH_CTRL_INSTR_PREFETCH; | |
1262 | else | |
1263 | prefetch &= ~L310_PREFETCH_CTRL_INSTR_PREFETCH; | |
1264 | } else if (ret != -EINVAL) { | |
1265 | pr_err("L2C-310 OF prefetch-instr property value is missing\n"); | |
1266 | } | |
1267 | ||
cf0681ca | 1268 | l2x0_saved_regs.prefetch_ctrl = prefetch; |
204932df BM |
1269 | |
1270 | power = l2x0_saved_regs.pwr_ctrl | | |
1271 | L310_DYNAMIC_CLK_GATING_EN | L310_STNDBY_MODE_EN; | |
1272 | ||
1273 | ret = of_property_read_u32(np, "arm,dynamic-clock-gating", &val); | |
1274 | if (!ret) { | |
1275 | if (!val) | |
1276 | power &= ~L310_DYNAMIC_CLK_GATING_EN; | |
1277 | } else if (ret != -EINVAL) { | |
1278 | pr_err("L2C-310 OF dynamic-clock-gating property value is missing or invalid\n"); | |
1279 | } | |
1280 | ret = of_property_read_u32(np, "arm,standby-mode", &val); | |
1281 | if (!ret) { | |
1282 | if (!val) | |
1283 | power &= ~L310_STNDBY_MODE_EN; | |
1284 | } else if (ret != -EINVAL) { | |
1285 | pr_err("L2C-310 OF standby-mode property value is missing or invalid\n"); | |
1286 | } | |
1287 | ||
1288 | l2x0_saved_regs.pwr_ctrl = power; | |
da3627fb RK |
1289 | } |
1290 | ||
f777332b | 1291 | static const struct l2c_init_data of_l2c310_data __initconst = { |
051334bd | 1292 | .type = "L2C-310", |
0493aef4 | 1293 | .way_size_0 = SZ_8K, |
3b8bad57 | 1294 | .num_lock = 8, |
f777332b | 1295 | .of_parse = l2c310_of_parse, |
4374d649 | 1296 | .enable = l2c310_enable, |
75461f5c | 1297 | .fixup = l2c310_fixup, |
09a5d180 | 1298 | .save = l2c310_save, |
6b49241a | 1299 | .configure = l2c310_configure, |
e946a8cb | 1300 | .unlock = l2c310_unlock, |
da3627fb | 1301 | .outer_cache = { |
f777332b RK |
1302 | .inv_range = l2c210_inv_range, |
1303 | .clean_range = l2c210_clean_range, | |
1304 | .flush_range = l2c210_flush_range, | |
1305 | .flush_all = l2c210_flush_all, | |
8ef418c7 | 1306 | .disable = l2c310_disable, |
f777332b | 1307 | .sync = l2c210_sync, |
09a5d180 | 1308 | .resume = l2c310_resume, |
da3627fb RK |
1309 | }, |
1310 | }; | |
1311 | ||
98ea2dba TP |
1312 | /* |
1313 | * This is a variant of the of_l2c310_data with .sync set to | |
1314 | * NULL. Outer sync operations are not needed when the system is I/O | |
1315 | * coherent, and potentially harmful in certain situations (PCIe/PL310 | |
1316 | * deadlock on Armada 375/38x due to hardware I/O coherency). The | |
1317 | * other operations are kept because they are infrequent (therefore do | |
1318 | * not cause the deadlock in practice) and needed for secondary CPU | |
1319 | * boot and other power management activities. | |
1320 | */ | |
1321 | static const struct l2c_init_data of_l2c310_coherent_data __initconst = { | |
1322 | .type = "L2C-310 Coherent", | |
1323 | .way_size_0 = SZ_8K, | |
1324 | .num_lock = 8, | |
1325 | .of_parse = l2c310_of_parse, | |
1326 | .enable = l2c310_enable, | |
1327 | .fixup = l2c310_fixup, | |
1328 | .save = l2c310_save, | |
6b49241a | 1329 | .configure = l2c310_configure, |
e946a8cb | 1330 | .unlock = l2c310_unlock, |
98ea2dba TP |
1331 | .outer_cache = { |
1332 | .inv_range = l2c210_inv_range, | |
1333 | .clean_range = l2c210_clean_range, | |
1334 | .flush_range = l2c210_flush_range, | |
1335 | .flush_all = l2c210_flush_all, | |
1336 | .disable = l2c310_disable, | |
1337 | .resume = l2c310_resume, | |
1338 | }, | |
1339 | }; | |
1340 | ||
b8db6b88 GC |
1341 | /* |
1342 | * Note that the end addresses passed to Linux primitives are | |
1343 | * noninclusive, while the hardware cache range operations use | |
1344 | * inclusive start and end addresses. | |
1345 | */ | |
1d889679 | 1346 | static unsigned long aurora_range_end(unsigned long start, unsigned long end) |
b8db6b88 GC |
1347 | { |
1348 | /* | |
1349 | * Limit the number of cache lines processed at once, | |
1350 | * since cache range operations stall the CPU pipeline | |
1351 | * until completion. | |
1352 | */ | |
1353 | if (end > start + MAX_RANGE_SIZE) | |
1354 | end = start + MAX_RANGE_SIZE; | |
1355 | ||
1356 | /* | |
1357 | * Cache range operations can't straddle a page boundary. | |
1358 | */ | |
1359 | if (end > PAGE_ALIGN(start+1)) | |
1360 | end = PAGE_ALIGN(start+1); | |
1361 | ||
1362 | return end; | |
1363 | } | |
1364 | ||
b8db6b88 | 1365 | static void aurora_pa_range(unsigned long start, unsigned long end, |
1d889679 | 1366 | unsigned long offset) |
b8db6b88 | 1367 | { |
20e783e3 | 1368 | void __iomem *base = l2x0_base; |
1d889679 | 1369 | unsigned long range_end; |
b8db6b88 GC |
1370 | unsigned long flags; |
1371 | ||
b8db6b88 GC |
1372 | /* |
1373 | * round start and end adresses up to cache line size | |
1374 | */ | |
1375 | start &= ~(CACHE_LINE_SIZE - 1); | |
1376 | end = ALIGN(end, CACHE_LINE_SIZE); | |
1377 | ||
1378 | /* | |
1d889679 | 1379 | * perform operation on all full cache lines between 'start' and 'end' |
b8db6b88 GC |
1380 | */ |
1381 | while (start < end) { | |
1d889679 AB |
1382 | range_end = aurora_range_end(start, end); |
1383 | ||
1384 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
1385 | writel_relaxed(start, base + AURORA_RANGE_BASE_ADDR_REG); | |
1386 | writel_relaxed(range_end - CACHE_LINE_SIZE, base + offset); | |
1387 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
1388 | ||
1389 | writel_relaxed(0, base + AURORA_SYNC_REG); | |
b8db6b88 GC |
1390 | start = range_end; |
1391 | } | |
1392 | } | |
1d889679 AB |
1393 | static void aurora_inv_range(unsigned long start, unsigned long end) |
1394 | { | |
1395 | aurora_pa_range(start, end, AURORA_INVAL_RANGE_REG); | |
1396 | } | |
b8db6b88 GC |
1397 | |
1398 | static void aurora_clean_range(unsigned long start, unsigned long end) | |
1399 | { | |
1400 | /* | |
1401 | * If L2 is forced to WT, the L2 will always be clean and we | |
1402 | * don't need to do anything here. | |
1403 | */ | |
1d889679 AB |
1404 | if (!l2_wt_override) |
1405 | aurora_pa_range(start, end, AURORA_CLEAN_RANGE_REG); | |
b8db6b88 GC |
1406 | } |
1407 | ||
1408 | static void aurora_flush_range(unsigned long start, unsigned long end) | |
1409 | { | |
1d889679 AB |
1410 | if (l2_wt_override) |
1411 | aurora_pa_range(start, end, AURORA_INVAL_RANGE_REG); | |
1412 | else | |
1413 | aurora_pa_range(start, end, AURORA_FLUSH_RANGE_REG); | |
b8db6b88 GC |
1414 | } |
1415 | ||
20e783e3 | 1416 | static void aurora_flush_all(void) |
da3627fb | 1417 | { |
20e783e3 AB |
1418 | void __iomem *base = l2x0_base; |
1419 | unsigned long flags; | |
1420 | ||
1421 | /* clean all ways */ | |
1422 | raw_spin_lock_irqsave(&l2x0_lock, flags); | |
1423 | __l2c_op_way(base + L2X0_CLEAN_INV_WAY); | |
1424 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
1425 | ||
1426 | writel_relaxed(0, base + AURORA_SYNC_REG); | |
da3627fb RK |
1427 | } |
1428 | ||
20e783e3 AB |
1429 | static void aurora_cache_sync(void) |
1430 | { | |
1431 | writel_relaxed(0, l2x0_base + AURORA_SYNC_REG); | |
1432 | } | |
1433 | ||
1434 | static void aurora_disable(void) | |
da3627fb | 1435 | { |
09a5d180 | 1436 | void __iomem *base = l2x0_base; |
20e783e3 | 1437 | unsigned long flags; |
09a5d180 | 1438 | |
20e783e3 AB |
1439 | raw_spin_lock_irqsave(&l2x0_lock, flags); |
1440 | __l2c_op_way(base + L2X0_CLEAN_INV_WAY); | |
1441 | writel_relaxed(0, base + AURORA_SYNC_REG); | |
1442 | l2c_write_sec(0, base, L2X0_CTRL); | |
1443 | dsb(st); | |
1444 | raw_spin_unlock_irqrestore(&l2x0_lock, flags); | |
1445 | } | |
1446 | ||
da3627fb RK |
1447 | static void aurora_save(void __iomem *base) |
1448 | { | |
1449 | l2x0_saved_regs.ctrl = readl_relaxed(base + L2X0_CTRL); | |
1450 | l2x0_saved_regs.aux_ctrl = readl_relaxed(base + L2X0_AUX_CTRL); | |
da3627fb RK |
1451 | } |
1452 | ||
40266d6f RK |
1453 | /* |
1454 | * For Aurora cache in no outer mode, enable via the CP15 coprocessor | |
1455 | * broadcasting of cache commands to L2. | |
1456 | */ | |
5b290ec2 | 1457 | static void __init aurora_enable_no_outer(void __iomem *base, |
40266d6f | 1458 | unsigned num_lock) |
da3627fb | 1459 | { |
40266d6f RK |
1460 | u32 u; |
1461 | ||
1462 | asm volatile("mrc p15, 1, %0, c15, c2, 0" : "=r" (u)); | |
da3627fb | 1463 | u |= AURORA_CTRL_FW; /* Set the FW bit */ |
40266d6f RK |
1464 | asm volatile("mcr p15, 1, %0, c15, c2, 0" : : "r" (u)); |
1465 | ||
da3627fb | 1466 | isb(); |
40266d6f | 1467 | |
5b290ec2 | 1468 | l2c_enable(base, num_lock); |
da3627fb RK |
1469 | } |
1470 | ||
75461f5c RK |
1471 | static void __init aurora_fixup(void __iomem *base, u32 cache_id, |
1472 | struct outer_cache_fns *fns) | |
1473 | { | |
1474 | sync_reg_offset = AURORA_SYNC_REG; | |
1475 | } | |
1476 | ||
da3627fb RK |
1477 | static void __init aurora_of_parse(const struct device_node *np, |
1478 | u32 *aux_val, u32 *aux_mask) | |
1479 | { | |
1480 | u32 val = AURORA_ACR_REPLACEMENT_TYPE_SEMIPLRU; | |
1481 | u32 mask = AURORA_ACR_REPLACEMENT_MASK; | |
1482 | ||
1483 | of_property_read_u32(np, "cache-id-part", | |
1484 | &cache_id_part_number_from_dt); | |
1485 | ||
1486 | /* Determine and save the write policy */ | |
1487 | l2_wt_override = of_property_read_bool(np, "wt-override"); | |
1488 | ||
1489 | if (l2_wt_override) { | |
1490 | val |= AURORA_ACR_FORCE_WRITE_THRO_POLICY; | |
1491 | mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK; | |
1492 | } | |
1493 | ||
1494 | *aux_val &= ~mask; | |
1495 | *aux_val |= val; | |
1496 | *aux_mask &= ~mask; | |
1497 | } | |
1498 | ||
1499 | static const struct l2c_init_data of_aurora_with_outer_data __initconst = { | |
051334bd | 1500 | .type = "Aurora", |
0493aef4 | 1501 | .way_size_0 = SZ_4K, |
3b8bad57 | 1502 | .num_lock = 4, |
da3627fb | 1503 | .of_parse = aurora_of_parse, |
3b8bad57 | 1504 | .enable = l2c_enable, |
75461f5c | 1505 | .fixup = aurora_fixup, |
da3627fb | 1506 | .save = aurora_save, |
50beefde | 1507 | .configure = l2c_configure, |
e946a8cb | 1508 | .unlock = l2c_unlock, |
da3627fb RK |
1509 | .outer_cache = { |
1510 | .inv_range = aurora_inv_range, | |
1511 | .clean_range = aurora_clean_range, | |
1512 | .flush_range = aurora_flush_range, | |
20e783e3 AB |
1513 | .flush_all = aurora_flush_all, |
1514 | .disable = aurora_disable, | |
1515 | .sync = aurora_cache_sync, | |
6b49241a | 1516 | .resume = l2c_resume, |
da3627fb RK |
1517 | }, |
1518 | }; | |
1519 | ||
1520 | static const struct l2c_init_data of_aurora_no_outer_data __initconst = { | |
051334bd | 1521 | .type = "Aurora", |
0493aef4 | 1522 | .way_size_0 = SZ_4K, |
3b8bad57 | 1523 | .num_lock = 4, |
da3627fb | 1524 | .of_parse = aurora_of_parse, |
40266d6f | 1525 | .enable = aurora_enable_no_outer, |
75461f5c | 1526 | .fixup = aurora_fixup, |
da3627fb | 1527 | .save = aurora_save, |
50beefde | 1528 | .configure = l2c_configure, |
e946a8cb | 1529 | .unlock = l2c_unlock, |
da3627fb | 1530 | .outer_cache = { |
6b49241a | 1531 | .resume = l2c_resume, |
da3627fb RK |
1532 | }, |
1533 | }; | |
1534 | ||
3b656fed CD |
1535 | /* |
1536 | * For certain Broadcom SoCs, depending on the address range, different offsets | |
1537 | * need to be added to the address before passing it to L2 for | |
1538 | * invalidation/clean/flush | |
1539 | * | |
1540 | * Section Address Range Offset EMI | |
1541 | * 1 0x00000000 - 0x3FFFFFFF 0x80000000 VC | |
1542 | * 2 0x40000000 - 0xBFFFFFFF 0x40000000 SYS | |
1543 | * 3 0xC0000000 - 0xFFFFFFFF 0x80000000 VC | |
1544 | * | |
1545 | * When the start and end addresses have crossed two different sections, we | |
1546 | * need to break the L2 operation into two, each within its own section. | |
1547 | * For example, if we need to invalidate addresses starts at 0xBFFF0000 and | |
1548 | * ends at 0xC0001000, we need do invalidate 1) 0xBFFF0000 - 0xBFFFFFFF and 2) | |
1549 | * 0xC0000000 - 0xC0001000 | |
1550 | * | |
1551 | * Note 1: | |
1552 | * By breaking a single L2 operation into two, we may potentially suffer some | |
1553 | * performance hit, but keep in mind the cross section case is very rare | |
1554 | * | |
1555 | * Note 2: | |
1556 | * We do not need to handle the case when the start address is in | |
1557 | * Section 1 and the end address is in Section 3, since it is not a valid use | |
1558 | * case | |
1559 | * | |
1560 | * Note 3: | |
1561 | * Section 1 in practical terms can no longer be used on rev A2. Because of | |
1562 | * that the code does not need to handle section 1 at all. | |
1563 | * | |
1564 | */ | |
1565 | #define BCM_SYS_EMI_START_ADDR 0x40000000UL | |
1566 | #define BCM_VC_EMI_SEC3_START_ADDR 0xC0000000UL | |
1567 | ||
1568 | #define BCM_SYS_EMI_OFFSET 0x40000000UL | |
1569 | #define BCM_VC_EMI_OFFSET 0x80000000UL | |
1570 | ||
1571 | static inline int bcm_addr_is_sys_emi(unsigned long addr) | |
1572 | { | |
1573 | return (addr >= BCM_SYS_EMI_START_ADDR) && | |
1574 | (addr < BCM_VC_EMI_SEC3_START_ADDR); | |
1575 | } | |
1576 | ||
1577 | static inline unsigned long bcm_l2_phys_addr(unsigned long addr) | |
1578 | { | |
1579 | if (bcm_addr_is_sys_emi(addr)) | |
1580 | return addr + BCM_SYS_EMI_OFFSET; | |
1581 | else | |
1582 | return addr + BCM_VC_EMI_OFFSET; | |
1583 | } | |
1584 | ||
1585 | static void bcm_inv_range(unsigned long start, unsigned long end) | |
1586 | { | |
1587 | unsigned long new_start, new_end; | |
1588 | ||
1589 | BUG_ON(start < BCM_SYS_EMI_START_ADDR); | |
1590 | ||
1591 | if (unlikely(end <= start)) | |
1592 | return; | |
1593 | ||
1594 | new_start = bcm_l2_phys_addr(start); | |
1595 | new_end = bcm_l2_phys_addr(end); | |
1596 | ||
1597 | /* normal case, no cross section between start and end */ | |
1598 | if (likely(bcm_addr_is_sys_emi(end) || !bcm_addr_is_sys_emi(start))) { | |
90811148 | 1599 | l2c210_inv_range(new_start, new_end); |
3b656fed CD |
1600 | return; |
1601 | } | |
1602 | ||
1603 | /* They cross sections, so it can only be a cross from section | |
1604 | * 2 to section 3 | |
1605 | */ | |
90811148 | 1606 | l2c210_inv_range(new_start, |
3b656fed | 1607 | bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR-1)); |
90811148 | 1608 | l2c210_inv_range(bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR), |
3b656fed CD |
1609 | new_end); |
1610 | } | |
1611 | ||
1612 | static void bcm_clean_range(unsigned long start, unsigned long end) | |
1613 | { | |
1614 | unsigned long new_start, new_end; | |
1615 | ||
1616 | BUG_ON(start < BCM_SYS_EMI_START_ADDR); | |
1617 | ||
1618 | if (unlikely(end <= start)) | |
1619 | return; | |
1620 | ||
3b656fed CD |
1621 | new_start = bcm_l2_phys_addr(start); |
1622 | new_end = bcm_l2_phys_addr(end); | |
1623 | ||
1624 | /* normal case, no cross section between start and end */ | |
1625 | if (likely(bcm_addr_is_sys_emi(end) || !bcm_addr_is_sys_emi(start))) { | |
90811148 | 1626 | l2c210_clean_range(new_start, new_end); |
3b656fed CD |
1627 | return; |
1628 | } | |
1629 | ||
1630 | /* They cross sections, so it can only be a cross from section | |
1631 | * 2 to section 3 | |
1632 | */ | |
90811148 | 1633 | l2c210_clean_range(new_start, |
3b656fed | 1634 | bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR-1)); |
90811148 | 1635 | l2c210_clean_range(bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR), |
3b656fed CD |
1636 | new_end); |
1637 | } | |
1638 | ||
1639 | static void bcm_flush_range(unsigned long start, unsigned long end) | |
1640 | { | |
1641 | unsigned long new_start, new_end; | |
1642 | ||
1643 | BUG_ON(start < BCM_SYS_EMI_START_ADDR); | |
1644 | ||
1645 | if (unlikely(end <= start)) | |
1646 | return; | |
1647 | ||
1648 | if ((end - start) >= l2x0_size) { | |
90811148 | 1649 | outer_cache.flush_all(); |
3b656fed CD |
1650 | return; |
1651 | } | |
1652 | ||
1653 | new_start = bcm_l2_phys_addr(start); | |
1654 | new_end = bcm_l2_phys_addr(end); | |
1655 | ||
1656 | /* normal case, no cross section between start and end */ | |
1657 | if (likely(bcm_addr_is_sys_emi(end) || !bcm_addr_is_sys_emi(start))) { | |
90811148 | 1658 | l2c210_flush_range(new_start, new_end); |
3b656fed CD |
1659 | return; |
1660 | } | |
1661 | ||
1662 | /* They cross sections, so it can only be a cross from section | |
1663 | * 2 to section 3 | |
1664 | */ | |
90811148 | 1665 | l2c210_flush_range(new_start, |
3b656fed | 1666 | bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR-1)); |
90811148 | 1667 | l2c210_flush_range(bcm_l2_phys_addr(BCM_VC_EMI_SEC3_START_ADDR), |
3b656fed CD |
1668 | new_end); |
1669 | } | |
1670 | ||
90811148 | 1671 | /* Broadcom L2C-310 start from ARMs R3P2 or later, and require no fixups */ |
da3627fb | 1672 | static const struct l2c_init_data of_bcm_l2x0_data __initconst = { |
051334bd | 1673 | .type = "BCM-L2C-310", |
0493aef4 | 1674 | .way_size_0 = SZ_8K, |
3b8bad57 | 1675 | .num_lock = 8, |
f777332b | 1676 | .of_parse = l2c310_of_parse, |
4374d649 | 1677 | .enable = l2c310_enable, |
09a5d180 | 1678 | .save = l2c310_save, |
6b49241a | 1679 | .configure = l2c310_configure, |
e946a8cb | 1680 | .unlock = l2c310_unlock, |
da3627fb RK |
1681 | .outer_cache = { |
1682 | .inv_range = bcm_inv_range, | |
1683 | .clean_range = bcm_clean_range, | |
1684 | .flush_range = bcm_flush_range, | |
f777332b | 1685 | .flush_all = l2c210_flush_all, |
8ef418c7 | 1686 | .disable = l2c310_disable, |
f777332b | 1687 | .sync = l2c210_sync, |
09a5d180 | 1688 | .resume = l2c310_resume, |
da3627fb RK |
1689 | }, |
1690 | }; | |
b8db6b88 | 1691 | |
9846dfc9 | 1692 | static void __init tauros3_save(void __iomem *base) |
e68f31f4 | 1693 | { |
ddf7d79b RK |
1694 | l2c_save(base); |
1695 | ||
e68f31f4 | 1696 | l2x0_saved_regs.aux2_ctrl = |
9846dfc9 | 1697 | readl_relaxed(base + TAUROS3_AUX2_CTRL); |
e68f31f4 | 1698 | l2x0_saved_regs.prefetch_ctrl = |
1a5a954c | 1699 | readl_relaxed(base + L310_PREFETCH_CTRL); |
e68f31f4 SH |
1700 | } |
1701 | ||
6b49241a | 1702 | static void tauros3_configure(void __iomem *base) |
e68f31f4 | 1703 | { |
50beefde | 1704 | l2c_configure(base); |
6b49241a TF |
1705 | writel_relaxed(l2x0_saved_regs.aux2_ctrl, |
1706 | base + TAUROS3_AUX2_CTRL); | |
1707 | writel_relaxed(l2x0_saved_regs.prefetch_ctrl, | |
1708 | base + L310_PREFETCH_CTRL); | |
e68f31f4 SH |
1709 | } |
1710 | ||
c02642bc | 1711 | static const struct l2c_init_data of_tauros3_data __initconst = { |
051334bd | 1712 | .type = "Tauros3", |
0493aef4 | 1713 | .way_size_0 = SZ_8K, |
3b8bad57 RK |
1714 | .num_lock = 8, |
1715 | .enable = l2c_enable, | |
e68f31f4 | 1716 | .save = tauros3_save, |
6b49241a | 1717 | .configure = tauros3_configure, |
e946a8cb | 1718 | .unlock = l2c_unlock, |
e68f31f4 SH |
1719 | /* Tauros3 broadcasts L1 cache operations to L2 */ |
1720 | .outer_cache = { | |
6b49241a | 1721 | .resume = l2c_resume, |
e68f31f4 SH |
1722 | }, |
1723 | }; | |
1724 | ||
a65bb925 | 1725 | #define L2C_ID(name, fns) { .compatible = name, .data = (void *)&fns } |
8c369264 | 1726 | static const struct of_device_id l2x0_ids[] __initconst = { |
6a28cf59 | 1727 | L2C_ID("arm,l210-cache", of_l2c210_data), |
733c6bba | 1728 | L2C_ID("arm,l220-cache", of_l2c220_data), |
f777332b | 1729 | L2C_ID("arm,pl310-cache", of_l2c310_data), |
c02642bc RK |
1730 | L2C_ID("brcm,bcm11351-a2-pl310-cache", of_bcm_l2x0_data), |
1731 | L2C_ID("marvell,aurora-outer-cache", of_aurora_with_outer_data), | |
1732 | L2C_ID("marvell,aurora-system-cache", of_aurora_no_outer_data), | |
1733 | L2C_ID("marvell,tauros3-cache", of_tauros3_data), | |
a65bb925 | 1734 | /* Deprecated IDs */ |
c02642bc | 1735 | L2C_ID("bcm,bcm11351-a2-pl310-cache", of_bcm_l2x0_data), |
8c369264 RH |
1736 | {} |
1737 | }; | |
1738 | ||
3e175ca4 | 1739 | int __init l2x0_of_init(u32 aux_val, u32 aux_mask) |
8c369264 | 1740 | { |
c02642bc | 1741 | const struct l2c_init_data *data; |
8c369264 | 1742 | struct device_node *np; |
91c2ebb9 | 1743 | struct resource res; |
560be613 | 1744 | u32 cache_id, old_aux; |
1b4bd608 | 1745 | u32 cache_level = 2; |
36f46d6d | 1746 | bool nosync = false; |
8c369264 RH |
1747 | |
1748 | np = of_find_matching_node(NULL, l2x0_ids); | |
1749 | if (!np) | |
1750 | return -ENODEV; | |
91c2ebb9 BS |
1751 | |
1752 | if (of_address_to_resource(np, 0, &res)) | |
1753 | return -ENODEV; | |
1754 | ||
1755 | l2x0_base = ioremap(res.start, resource_size(&res)); | |
8c369264 RH |
1756 | if (!l2x0_base) |
1757 | return -ENOMEM; | |
1758 | ||
91c2ebb9 BS |
1759 | l2x0_saved_regs.phy_base = res.start; |
1760 | ||
1761 | data = of_match_node(l2x0_ids, np)->data; | |
1762 | ||
98ea2dba TP |
1763 | if (of_device_is_compatible(np, "arm,pl310-cache") && |
1764 | of_property_read_bool(np, "arm,io-coherent")) | |
1765 | data = &of_l2c310_coherent_data; | |
1766 | ||
560be613 RK |
1767 | old_aux = readl_relaxed(l2x0_base + L2X0_AUX_CTRL); |
1768 | if (old_aux != ((old_aux & aux_mask) | aux_val)) { | |
1769 | pr_warn("L2C: platform modifies aux control register: 0x%08x -> 0x%08x\n", | |
1770 | old_aux, (old_aux & aux_mask) | aux_val); | |
1771 | } else if (aux_mask != ~0U && aux_val != 0) { | |
1772 | pr_alert("L2C: platform provided aux values match the hardware, so have no effect. Please remove them.\n"); | |
1773 | } | |
1774 | ||
d9d1f3e2 RK |
1775 | /* All L2 caches are unified, so this property should be specified */ |
1776 | if (!of_property_read_bool(np, "cache-unified")) | |
1777 | pr_err("L2C: device tree omits to specify unified cache\n"); | |
1778 | ||
1b4bd608 FF |
1779 | if (of_property_read_u32(np, "cache-level", &cache_level)) |
1780 | pr_err("L2C: device tree omits to specify cache-level\n"); | |
1781 | ||
1782 | if (cache_level != 2) | |
1783 | pr_err("L2C: device tree specifies invalid cache level\n"); | |
1784 | ||
36f46d6d LW |
1785 | nosync = of_property_read_bool(np, "arm,outer-sync-disable"); |
1786 | ||
6b49241a TF |
1787 | /* Read back current (default) hardware configuration */ |
1788 | if (data->save) | |
1789 | data->save(l2x0_base); | |
1790 | ||
8c369264 | 1791 | /* L2 configuration can only be changed if the cache is disabled */ |
40266d6f | 1792 | if (!(readl_relaxed(l2x0_base + L2X0_CTRL) & L2X0_CTRL_EN)) |
c02642bc RK |
1793 | if (data->of_parse) |
1794 | data->of_parse(np, &aux_val, &aux_mask); | |
b8db6b88 | 1795 | |
96054b0a RK |
1796 | if (cache_id_part_number_from_dt) |
1797 | cache_id = cache_id_part_number_from_dt; | |
1798 | else | |
1799 | cache_id = readl_relaxed(l2x0_base + L2X0_CACHE_ID); | |
1800 | ||
36f46d6d | 1801 | return __l2c_init(data, aux_val, aux_mask, cache_id, nosync); |
8c369264 RH |
1802 | } |
1803 | #endif |