Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
0ddbccd1 | 2 | * linux/arch/arm/mm/dma-mapping.c |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 2000-2004 Russell King | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * DMA uncached mapping support. | |
11 | */ | |
12 | #include <linux/module.h> | |
13 | #include <linux/mm.h> | |
5a0e3ad6 | 14 | #include <linux/gfp.h> |
1da177e4 LT |
15 | #include <linux/errno.h> |
16 | #include <linux/list.h> | |
17 | #include <linux/init.h> | |
18 | #include <linux/device.h> | |
19 | #include <linux/dma-mapping.h> | |
39af22a7 | 20 | #include <linux/highmem.h> |
1da177e4 | 21 | |
23759dc6 | 22 | #include <asm/memory.h> |
43377453 | 23 | #include <asm/highmem.h> |
1da177e4 | 24 | #include <asm/cacheflush.h> |
1da177e4 | 25 | #include <asm/tlbflush.h> |
37134cd5 KH |
26 | #include <asm/sizes.h> |
27 | ||
022ae537 RK |
28 | #include "mm.h" |
29 | ||
ab6494f0 CM |
30 | static u64 get_coherent_dma_mask(struct device *dev) |
31 | { | |
022ae537 | 32 | u64 mask = (u64)arm_dma_limit; |
ab6494f0 CM |
33 | |
34 | if (dev) { | |
35 | mask = dev->coherent_dma_mask; | |
36 | ||
37 | /* | |
38 | * Sanity check the DMA mask - it must be non-zero, and | |
39 | * must be able to be satisfied by a DMA allocation. | |
40 | */ | |
41 | if (mask == 0) { | |
42 | dev_warn(dev, "coherent DMA mask is unset\n"); | |
43 | return 0; | |
44 | } | |
45 | ||
022ae537 | 46 | if ((~mask) & (u64)arm_dma_limit) { |
ab6494f0 CM |
47 | dev_warn(dev, "coherent DMA mask %#llx is smaller " |
48 | "than system GFP_DMA mask %#llx\n", | |
022ae537 | 49 | mask, (u64)arm_dma_limit); |
ab6494f0 CM |
50 | return 0; |
51 | } | |
52 | } | |
1da177e4 | 53 | |
ab6494f0 CM |
54 | return mask; |
55 | } | |
56 | ||
7a9a32a9 RK |
57 | /* |
58 | * Allocate a DMA buffer for 'dev' of size 'size' using the | |
59 | * specified gfp mask. Note that 'size' must be page aligned. | |
60 | */ | |
61 | static struct page *__dma_alloc_buffer(struct device *dev, size_t size, gfp_t gfp) | |
62 | { | |
63 | unsigned long order = get_order(size); | |
64 | struct page *page, *p, *e; | |
65 | void *ptr; | |
66 | u64 mask = get_coherent_dma_mask(dev); | |
67 | ||
68 | #ifdef CONFIG_DMA_API_DEBUG | |
69 | u64 limit = (mask + 1) & ~mask; | |
70 | if (limit && size >= limit) { | |
71 | dev_warn(dev, "coherent allocation too big (requested %#x mask %#llx)\n", | |
72 | size, mask); | |
73 | return NULL; | |
74 | } | |
75 | #endif | |
76 | ||
77 | if (!mask) | |
78 | return NULL; | |
79 | ||
80 | if (mask < 0xffffffffULL) | |
81 | gfp |= GFP_DMA; | |
82 | ||
83 | page = alloc_pages(gfp, order); | |
84 | if (!page) | |
85 | return NULL; | |
86 | ||
87 | /* | |
88 | * Now split the huge page and free the excess pages | |
89 | */ | |
90 | split_page(page, order); | |
91 | for (p = page + (size >> PAGE_SHIFT), e = page + (1 << order); p < e; p++) | |
92 | __free_page(p); | |
93 | ||
94 | /* | |
95 | * Ensure that the allocated pages are zeroed, and that any data | |
96 | * lurking in the kernel direct-mapped region is invalidated. | |
97 | */ | |
98 | ptr = page_address(page); | |
99 | memset(ptr, 0, size); | |
100 | dmac_flush_range(ptr, ptr + size); | |
101 | outer_flush_range(__pa(ptr), __pa(ptr) + size); | |
102 | ||
103 | return page; | |
104 | } | |
105 | ||
106 | /* | |
107 | * Free a DMA buffer. 'size' must be page aligned. | |
108 | */ | |
109 | static void __dma_free_buffer(struct page *page, size_t size) | |
110 | { | |
111 | struct page *e = page + (size >> PAGE_SHIFT); | |
112 | ||
113 | while (page < e) { | |
114 | __free_page(page); | |
115 | page++; | |
116 | } | |
117 | } | |
118 | ||
ab6494f0 | 119 | #ifdef CONFIG_MMU |
a5e9d38b CM |
120 | /* Sanity check size */ |
121 | #if (CONSISTENT_DMA_SIZE % SZ_2M) | |
122 | #error "CONSISTENT_DMA_SIZE must be multiple of 2MiB" | |
123 | #endif | |
124 | ||
125 | #define CONSISTENT_OFFSET(x) (((unsigned long)(x) - CONSISTENT_BASE) >> PAGE_SHIFT) | |
e73fc88e CM |
126 | #define CONSISTENT_PTE_INDEX(x) (((unsigned long)(x) - CONSISTENT_BASE) >> PMD_SHIFT) |
127 | #define NUM_CONSISTENT_PTES (CONSISTENT_DMA_SIZE >> PMD_SHIFT) | |
a5e9d38b | 128 | |
1da177e4 | 129 | /* |
37134cd5 | 130 | * These are the page tables (2MB each) covering uncached, DMA consistent allocations |
1da177e4 | 131 | */ |
37134cd5 | 132 | static pte_t *consistent_pte[NUM_CONSISTENT_PTES]; |
1da177e4 | 133 | |
13ccf3ad | 134 | #include "vmregion.h" |
1da177e4 | 135 | |
13ccf3ad RK |
136 | static struct arm_vmregion_head consistent_head = { |
137 | .vm_lock = __SPIN_LOCK_UNLOCKED(&consistent_head.vm_lock), | |
1da177e4 LT |
138 | .vm_list = LIST_HEAD_INIT(consistent_head.vm_list), |
139 | .vm_start = CONSISTENT_BASE, | |
140 | .vm_end = CONSISTENT_END, | |
141 | }; | |
142 | ||
1da177e4 LT |
143 | #ifdef CONFIG_HUGETLB_PAGE |
144 | #error ARM Coherent DMA allocator does not (yet) support huge TLB | |
145 | #endif | |
146 | ||
88c58f3b RK |
147 | /* |
148 | * Initialise the consistent memory allocation. | |
149 | */ | |
150 | static int __init consistent_init(void) | |
151 | { | |
152 | int ret = 0; | |
153 | pgd_t *pgd; | |
516295e5 | 154 | pud_t *pud; |
88c58f3b RK |
155 | pmd_t *pmd; |
156 | pte_t *pte; | |
157 | int i = 0; | |
158 | u32 base = CONSISTENT_BASE; | |
159 | ||
160 | do { | |
161 | pgd = pgd_offset(&init_mm, base); | |
516295e5 RK |
162 | |
163 | pud = pud_alloc(&init_mm, pgd, base); | |
164 | if (!pud) { | |
165 | printk(KERN_ERR "%s: no pud tables\n", __func__); | |
166 | ret = -ENOMEM; | |
167 | break; | |
168 | } | |
169 | ||
170 | pmd = pmd_alloc(&init_mm, pud, base); | |
88c58f3b RK |
171 | if (!pmd) { |
172 | printk(KERN_ERR "%s: no pmd tables\n", __func__); | |
173 | ret = -ENOMEM; | |
174 | break; | |
175 | } | |
176 | WARN_ON(!pmd_none(*pmd)); | |
177 | ||
178 | pte = pte_alloc_kernel(pmd, base); | |
179 | if (!pte) { | |
180 | printk(KERN_ERR "%s: no pte tables\n", __func__); | |
181 | ret = -ENOMEM; | |
182 | break; | |
183 | } | |
184 | ||
185 | consistent_pte[i++] = pte; | |
e73fc88e | 186 | base += PMD_SIZE; |
88c58f3b RK |
187 | } while (base < CONSISTENT_END); |
188 | ||
189 | return ret; | |
190 | } | |
191 | ||
192 | core_initcall(consistent_init); | |
193 | ||
1da177e4 | 194 | static void * |
31ebf944 | 195 | __dma_alloc_remap(struct page *page, size_t size, gfp_t gfp, pgprot_t prot) |
1da177e4 | 196 | { |
13ccf3ad | 197 | struct arm_vmregion *c; |
5bc23d32 RK |
198 | size_t align; |
199 | int bit; | |
1da177e4 | 200 | |
ebd7a845 RK |
201 | if (!consistent_pte[0]) { |
202 | printk(KERN_ERR "%s: not initialised\n", __func__); | |
203 | dump_stack(); | |
ebd7a845 RK |
204 | return NULL; |
205 | } | |
206 | ||
5bc23d32 RK |
207 | /* |
208 | * Align the virtual region allocation - maximum alignment is | |
209 | * a section size, minimum is a page size. This helps reduce | |
210 | * fragmentation of the DMA space, and also prevents allocations | |
211 | * smaller than a section from crossing a section boundary. | |
212 | */ | |
c947f69f | 213 | bit = fls(size - 1); |
5bc23d32 RK |
214 | if (bit > SECTION_SHIFT) |
215 | bit = SECTION_SHIFT; | |
216 | align = 1 << bit; | |
217 | ||
1da177e4 LT |
218 | /* |
219 | * Allocate a virtual address in the consistent mapping region. | |
220 | */ | |
5bc23d32 | 221 | c = arm_vmregion_alloc(&consistent_head, align, size, |
1da177e4 LT |
222 | gfp & ~(__GFP_DMA | __GFP_HIGHMEM)); |
223 | if (c) { | |
37134cd5 | 224 | pte_t *pte; |
37134cd5 KH |
225 | int idx = CONSISTENT_PTE_INDEX(c->vm_start); |
226 | u32 off = CONSISTENT_OFFSET(c->vm_start) & (PTRS_PER_PTE-1); | |
1da177e4 | 227 | |
37134cd5 | 228 | pte = consistent_pte[idx] + off; |
1da177e4 LT |
229 | c->vm_pages = page; |
230 | ||
1da177e4 LT |
231 | do { |
232 | BUG_ON(!pte_none(*pte)); | |
233 | ||
ad1ae2fe | 234 | set_pte_ext(pte, mk_pte(page, prot), 0); |
1da177e4 LT |
235 | page++; |
236 | pte++; | |
37134cd5 KH |
237 | off++; |
238 | if (off >= PTRS_PER_PTE) { | |
239 | off = 0; | |
240 | pte = consistent_pte[++idx]; | |
241 | } | |
1da177e4 LT |
242 | } while (size -= PAGE_SIZE); |
243 | ||
2be23c47 RK |
244 | dsb(); |
245 | ||
1da177e4 LT |
246 | return (void *)c->vm_start; |
247 | } | |
1da177e4 LT |
248 | return NULL; |
249 | } | |
695ae0af RK |
250 | |
251 | static void __dma_free_remap(void *cpu_addr, size_t size) | |
252 | { | |
253 | struct arm_vmregion *c; | |
254 | unsigned long addr; | |
255 | pte_t *ptep; | |
256 | int idx; | |
257 | u32 off; | |
258 | ||
259 | c = arm_vmregion_find_remove(&consistent_head, (unsigned long)cpu_addr); | |
260 | if (!c) { | |
261 | printk(KERN_ERR "%s: trying to free invalid coherent area: %p\n", | |
262 | __func__, cpu_addr); | |
263 | dump_stack(); | |
264 | return; | |
265 | } | |
266 | ||
267 | if ((c->vm_end - c->vm_start) != size) { | |
268 | printk(KERN_ERR "%s: freeing wrong coherent size (%ld != %d)\n", | |
269 | __func__, c->vm_end - c->vm_start, size); | |
270 | dump_stack(); | |
271 | size = c->vm_end - c->vm_start; | |
272 | } | |
273 | ||
274 | idx = CONSISTENT_PTE_INDEX(c->vm_start); | |
275 | off = CONSISTENT_OFFSET(c->vm_start) & (PTRS_PER_PTE-1); | |
276 | ptep = consistent_pte[idx] + off; | |
277 | addr = c->vm_start; | |
278 | do { | |
279 | pte_t pte = ptep_get_and_clear(&init_mm, addr, ptep); | |
695ae0af RK |
280 | |
281 | ptep++; | |
282 | addr += PAGE_SIZE; | |
283 | off++; | |
284 | if (off >= PTRS_PER_PTE) { | |
285 | off = 0; | |
286 | ptep = consistent_pte[++idx]; | |
287 | } | |
288 | ||
acaac256 RK |
289 | if (pte_none(pte) || !pte_present(pte)) |
290 | printk(KERN_CRIT "%s: bad page in kernel page table\n", | |
291 | __func__); | |
695ae0af RK |
292 | } while (size -= PAGE_SIZE); |
293 | ||
294 | flush_tlb_kernel_range(c->vm_start, c->vm_end); | |
295 | ||
296 | arm_vmregion_free(&consistent_head, c); | |
297 | } | |
298 | ||
ab6494f0 | 299 | #else /* !CONFIG_MMU */ |
695ae0af | 300 | |
31ebf944 RK |
301 | #define __dma_alloc_remap(page, size, gfp, prot) page_address(page) |
302 | #define __dma_free_remap(addr, size) do { } while (0) | |
303 | ||
304 | #endif /* CONFIG_MMU */ | |
305 | ||
ab6494f0 CM |
306 | static void * |
307 | __dma_alloc(struct device *dev, size_t size, dma_addr_t *handle, gfp_t gfp, | |
308 | pgprot_t prot) | |
309 | { | |
04da5694 | 310 | struct page *page; |
31ebf944 | 311 | void *addr; |
ab6494f0 | 312 | |
04da5694 RK |
313 | *handle = ~0; |
314 | size = PAGE_ALIGN(size); | |
ab6494f0 | 315 | |
04da5694 RK |
316 | page = __dma_alloc_buffer(dev, size, gfp); |
317 | if (!page) | |
318 | return NULL; | |
ab6494f0 | 319 | |
31ebf944 RK |
320 | if (!arch_is_coherent()) |
321 | addr = __dma_alloc_remap(page, size, gfp, prot); | |
322 | else | |
323 | addr = page_address(page); | |
695ae0af | 324 | |
31ebf944 | 325 | if (addr) |
9eedd963 | 326 | *handle = pfn_to_dma(dev, page_to_pfn(page)); |
d8e89b47 RK |
327 | else |
328 | __dma_free_buffer(page, size); | |
695ae0af | 329 | |
31ebf944 RK |
330 | return addr; |
331 | } | |
1da177e4 LT |
332 | |
333 | /* | |
334 | * Allocate DMA-coherent memory space and return both the kernel remapped | |
335 | * virtual and bus address for that space. | |
336 | */ | |
337 | void * | |
f9e3214a | 338 | dma_alloc_coherent(struct device *dev, size_t size, dma_addr_t *handle, gfp_t gfp) |
1da177e4 | 339 | { |
1fe53268 DB |
340 | void *memory; |
341 | ||
342 | if (dma_alloc_from_coherent(dev, size, handle, &memory)) | |
343 | return memory; | |
344 | ||
1da177e4 | 345 | return __dma_alloc(dev, size, handle, gfp, |
26a26d32 | 346 | pgprot_dmacoherent(pgprot_kernel)); |
1da177e4 LT |
347 | } |
348 | EXPORT_SYMBOL(dma_alloc_coherent); | |
349 | ||
350 | /* | |
351 | * Allocate a writecombining region, in much the same way as | |
352 | * dma_alloc_coherent above. | |
353 | */ | |
354 | void * | |
f9e3214a | 355 | dma_alloc_writecombine(struct device *dev, size_t size, dma_addr_t *handle, gfp_t gfp) |
1da177e4 LT |
356 | { |
357 | return __dma_alloc(dev, size, handle, gfp, | |
358 | pgprot_writecombine(pgprot_kernel)); | |
359 | } | |
360 | EXPORT_SYMBOL(dma_alloc_writecombine); | |
361 | ||
362 | static int dma_mmap(struct device *dev, struct vm_area_struct *vma, | |
363 | void *cpu_addr, dma_addr_t dma_addr, size_t size) | |
364 | { | |
ab6494f0 CM |
365 | int ret = -ENXIO; |
366 | #ifdef CONFIG_MMU | |
13ccf3ad RK |
367 | unsigned long user_size, kern_size; |
368 | struct arm_vmregion *c; | |
1da177e4 LT |
369 | |
370 | user_size = (vma->vm_end - vma->vm_start) >> PAGE_SHIFT; | |
371 | ||
13ccf3ad | 372 | c = arm_vmregion_find(&consistent_head, (unsigned long)cpu_addr); |
1da177e4 LT |
373 | if (c) { |
374 | unsigned long off = vma->vm_pgoff; | |
375 | ||
376 | kern_size = (c->vm_end - c->vm_start) >> PAGE_SHIFT; | |
377 | ||
378 | if (off < kern_size && | |
379 | user_size <= (kern_size - off)) { | |
1da177e4 LT |
380 | ret = remap_pfn_range(vma, vma->vm_start, |
381 | page_to_pfn(c->vm_pages) + off, | |
382 | user_size << PAGE_SHIFT, | |
383 | vma->vm_page_prot); | |
384 | } | |
385 | } | |
ab6494f0 | 386 | #endif /* CONFIG_MMU */ |
1da177e4 LT |
387 | |
388 | return ret; | |
389 | } | |
390 | ||
391 | int dma_mmap_coherent(struct device *dev, struct vm_area_struct *vma, | |
392 | void *cpu_addr, dma_addr_t dma_addr, size_t size) | |
393 | { | |
26a26d32 | 394 | vma->vm_page_prot = pgprot_dmacoherent(vma->vm_page_prot); |
1da177e4 LT |
395 | return dma_mmap(dev, vma, cpu_addr, dma_addr, size); |
396 | } | |
397 | EXPORT_SYMBOL(dma_mmap_coherent); | |
398 | ||
399 | int dma_mmap_writecombine(struct device *dev, struct vm_area_struct *vma, | |
400 | void *cpu_addr, dma_addr_t dma_addr, size_t size) | |
401 | { | |
402 | vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot); | |
403 | return dma_mmap(dev, vma, cpu_addr, dma_addr, size); | |
404 | } | |
405 | EXPORT_SYMBOL(dma_mmap_writecombine); | |
406 | ||
407 | /* | |
408 | * free a page as defined by the above mapping. | |
5edf71ae | 409 | * Must not be called with IRQs disabled. |
1da177e4 LT |
410 | */ |
411 | void dma_free_coherent(struct device *dev, size_t size, void *cpu_addr, dma_addr_t handle) | |
412 | { | |
5edf71ae RK |
413 | WARN_ON(irqs_disabled()); |
414 | ||
1fe53268 DB |
415 | if (dma_release_from_coherent(dev, get_order(size), cpu_addr)) |
416 | return; | |
417 | ||
3e82d012 RK |
418 | size = PAGE_ALIGN(size); |
419 | ||
695ae0af RK |
420 | if (!arch_is_coherent()) |
421 | __dma_free_remap(cpu_addr, size); | |
7a9a32a9 | 422 | |
9eedd963 | 423 | __dma_free_buffer(pfn_to_page(dma_to_pfn(dev, handle)), size); |
1da177e4 LT |
424 | } |
425 | EXPORT_SYMBOL(dma_free_coherent); | |
426 | ||
1da177e4 LT |
427 | /* |
428 | * Make an area consistent for devices. | |
105ef9a0 DW |
429 | * Note: Drivers should NOT use this function directly, as it will break |
430 | * platforms with CONFIG_DMABOUNCE. | |
431 | * Use the driver DMA support - see dma-mapping.h (dma_sync_*) | |
1da177e4 | 432 | */ |
4ea0d737 RK |
433 | void ___dma_single_cpu_to_dev(const void *kaddr, size_t size, |
434 | enum dma_data_direction dir) | |
435 | { | |
2ffe2da3 RK |
436 | unsigned long paddr; |
437 | ||
a9c9147e RK |
438 | BUG_ON(!virt_addr_valid(kaddr) || !virt_addr_valid(kaddr + size - 1)); |
439 | ||
440 | dmac_map_area(kaddr, size, dir); | |
2ffe2da3 RK |
441 | |
442 | paddr = __pa(kaddr); | |
443 | if (dir == DMA_FROM_DEVICE) { | |
444 | outer_inv_range(paddr, paddr + size); | |
445 | } else { | |
446 | outer_clean_range(paddr, paddr + size); | |
447 | } | |
448 | /* FIXME: non-speculating: flush on bidirectional mappings? */ | |
4ea0d737 RK |
449 | } |
450 | EXPORT_SYMBOL(___dma_single_cpu_to_dev); | |
451 | ||
452 | void ___dma_single_dev_to_cpu(const void *kaddr, size_t size, | |
453 | enum dma_data_direction dir) | |
454 | { | |
a9c9147e RK |
455 | BUG_ON(!virt_addr_valid(kaddr) || !virt_addr_valid(kaddr + size - 1)); |
456 | ||
2ffe2da3 RK |
457 | /* FIXME: non-speculating: not required */ |
458 | /* don't bother invalidating if DMA to device */ | |
459 | if (dir != DMA_TO_DEVICE) { | |
460 | unsigned long paddr = __pa(kaddr); | |
461 | outer_inv_range(paddr, paddr + size); | |
462 | } | |
463 | ||
a9c9147e | 464 | dmac_unmap_area(kaddr, size, dir); |
4ea0d737 RK |
465 | } |
466 | EXPORT_SYMBOL(___dma_single_dev_to_cpu); | |
afd1a321 | 467 | |
4ea0d737 | 468 | static void dma_cache_maint_page(struct page *page, unsigned long offset, |
a9c9147e RK |
469 | size_t size, enum dma_data_direction dir, |
470 | void (*op)(const void *, size_t, int)) | |
43377453 NP |
471 | { |
472 | /* | |
473 | * A single sg entry may refer to multiple physically contiguous | |
474 | * pages. But we still need to process highmem pages individually. | |
475 | * If highmem is not configured then the bulk of this loop gets | |
476 | * optimized out. | |
477 | */ | |
478 | size_t left = size; | |
479 | do { | |
480 | size_t len = left; | |
93f1d629 RK |
481 | void *vaddr; |
482 | ||
483 | if (PageHighMem(page)) { | |
484 | if (len + offset > PAGE_SIZE) { | |
485 | if (offset >= PAGE_SIZE) { | |
486 | page += offset / PAGE_SIZE; | |
487 | offset %= PAGE_SIZE; | |
488 | } | |
489 | len = PAGE_SIZE - offset; | |
490 | } | |
491 | vaddr = kmap_high_get(page); | |
492 | if (vaddr) { | |
493 | vaddr += offset; | |
a9c9147e | 494 | op(vaddr, len, dir); |
93f1d629 | 495 | kunmap_high(page); |
7e5a69e8 | 496 | } else if (cache_is_vipt()) { |
39af22a7 NP |
497 | /* unmapped pages might still be cached */ |
498 | vaddr = kmap_atomic(page); | |
7e5a69e8 | 499 | op(vaddr + offset, len, dir); |
39af22a7 | 500 | kunmap_atomic(vaddr); |
43377453 | 501 | } |
93f1d629 RK |
502 | } else { |
503 | vaddr = page_address(page) + offset; | |
a9c9147e | 504 | op(vaddr, len, dir); |
43377453 | 505 | } |
43377453 NP |
506 | offset = 0; |
507 | page++; | |
508 | left -= len; | |
509 | } while (left); | |
510 | } | |
4ea0d737 RK |
511 | |
512 | void ___dma_page_cpu_to_dev(struct page *page, unsigned long off, | |
513 | size_t size, enum dma_data_direction dir) | |
514 | { | |
65af191a | 515 | unsigned long paddr; |
65af191a | 516 | |
a9c9147e | 517 | dma_cache_maint_page(page, off, size, dir, dmac_map_area); |
65af191a RK |
518 | |
519 | paddr = page_to_phys(page) + off; | |
2ffe2da3 RK |
520 | if (dir == DMA_FROM_DEVICE) { |
521 | outer_inv_range(paddr, paddr + size); | |
522 | } else { | |
523 | outer_clean_range(paddr, paddr + size); | |
524 | } | |
525 | /* FIXME: non-speculating: flush on bidirectional mappings? */ | |
4ea0d737 RK |
526 | } |
527 | EXPORT_SYMBOL(___dma_page_cpu_to_dev); | |
528 | ||
529 | void ___dma_page_dev_to_cpu(struct page *page, unsigned long off, | |
530 | size_t size, enum dma_data_direction dir) | |
531 | { | |
2ffe2da3 RK |
532 | unsigned long paddr = page_to_phys(page) + off; |
533 | ||
534 | /* FIXME: non-speculating: not required */ | |
535 | /* don't bother invalidating if DMA to device */ | |
536 | if (dir != DMA_TO_DEVICE) | |
537 | outer_inv_range(paddr, paddr + size); | |
538 | ||
a9c9147e | 539 | dma_cache_maint_page(page, off, size, dir, dmac_unmap_area); |
c0177800 CM |
540 | |
541 | /* | |
542 | * Mark the D-cache clean for this page to avoid extra flushing. | |
543 | */ | |
544 | if (dir != DMA_TO_DEVICE && off == 0 && size >= PAGE_SIZE) | |
545 | set_bit(PG_dcache_clean, &page->flags); | |
4ea0d737 RK |
546 | } |
547 | EXPORT_SYMBOL(___dma_page_dev_to_cpu); | |
43377453 | 548 | |
afd1a321 RK |
549 | /** |
550 | * dma_map_sg - map a set of SG buffers for streaming mode DMA | |
551 | * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices | |
552 | * @sg: list of buffers | |
553 | * @nents: number of buffers to map | |
554 | * @dir: DMA transfer direction | |
555 | * | |
556 | * Map a set of buffers described by scatterlist in streaming mode for DMA. | |
557 | * This is the scatter-gather version of the dma_map_single interface. | |
558 | * Here the scatter gather list elements are each tagged with the | |
559 | * appropriate dma address and length. They are obtained via | |
560 | * sg_dma_{address,length}. | |
561 | * | |
562 | * Device ownership issues as mentioned for dma_map_single are the same | |
563 | * here. | |
564 | */ | |
565 | int dma_map_sg(struct device *dev, struct scatterlist *sg, int nents, | |
566 | enum dma_data_direction dir) | |
567 | { | |
568 | struct scatterlist *s; | |
01135d92 | 569 | int i, j; |
afd1a321 | 570 | |
24056f52 RK |
571 | BUG_ON(!valid_dma_direction(dir)); |
572 | ||
afd1a321 | 573 | for_each_sg(sg, s, nents, i) { |
24056f52 | 574 | s->dma_address = __dma_map_page(dev, sg_page(s), s->offset, |
01135d92 RK |
575 | s->length, dir); |
576 | if (dma_mapping_error(dev, s->dma_address)) | |
577 | goto bad_mapping; | |
afd1a321 | 578 | } |
24056f52 | 579 | debug_dma_map_sg(dev, sg, nents, nents, dir); |
afd1a321 | 580 | return nents; |
01135d92 RK |
581 | |
582 | bad_mapping: | |
583 | for_each_sg(sg, s, i, j) | |
24056f52 | 584 | __dma_unmap_page(dev, sg_dma_address(s), sg_dma_len(s), dir); |
01135d92 | 585 | return 0; |
afd1a321 RK |
586 | } |
587 | EXPORT_SYMBOL(dma_map_sg); | |
588 | ||
589 | /** | |
590 | * dma_unmap_sg - unmap a set of SG buffers mapped by dma_map_sg | |
591 | * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices | |
592 | * @sg: list of buffers | |
0adfca6f | 593 | * @nents: number of buffers to unmap (same as was passed to dma_map_sg) |
afd1a321 RK |
594 | * @dir: DMA transfer direction (same as was passed to dma_map_sg) |
595 | * | |
596 | * Unmap a set of streaming mode DMA translations. Again, CPU access | |
597 | * rules concerning calls here are the same as for dma_unmap_single(). | |
598 | */ | |
599 | void dma_unmap_sg(struct device *dev, struct scatterlist *sg, int nents, | |
600 | enum dma_data_direction dir) | |
601 | { | |
01135d92 RK |
602 | struct scatterlist *s; |
603 | int i; | |
604 | ||
24056f52 RK |
605 | debug_dma_unmap_sg(dev, sg, nents, dir); |
606 | ||
01135d92 | 607 | for_each_sg(sg, s, nents, i) |
24056f52 | 608 | __dma_unmap_page(dev, sg_dma_address(s), sg_dma_len(s), dir); |
afd1a321 RK |
609 | } |
610 | EXPORT_SYMBOL(dma_unmap_sg); | |
611 | ||
612 | /** | |
613 | * dma_sync_sg_for_cpu | |
614 | * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices | |
615 | * @sg: list of buffers | |
616 | * @nents: number of buffers to map (returned from dma_map_sg) | |
617 | * @dir: DMA transfer direction (same as was passed to dma_map_sg) | |
618 | */ | |
619 | void dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg, | |
620 | int nents, enum dma_data_direction dir) | |
621 | { | |
622 | struct scatterlist *s; | |
623 | int i; | |
624 | ||
625 | for_each_sg(sg, s, nents, i) { | |
18eabe23 RK |
626 | if (!dmabounce_sync_for_cpu(dev, sg_dma_address(s), 0, |
627 | sg_dma_len(s), dir)) | |
628 | continue; | |
629 | ||
630 | __dma_page_dev_to_cpu(sg_page(s), s->offset, | |
631 | s->length, dir); | |
afd1a321 | 632 | } |
24056f52 RK |
633 | |
634 | debug_dma_sync_sg_for_cpu(dev, sg, nents, dir); | |
afd1a321 RK |
635 | } |
636 | EXPORT_SYMBOL(dma_sync_sg_for_cpu); | |
637 | ||
638 | /** | |
639 | * dma_sync_sg_for_device | |
640 | * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices | |
641 | * @sg: list of buffers | |
642 | * @nents: number of buffers to map (returned from dma_map_sg) | |
643 | * @dir: DMA transfer direction (same as was passed to dma_map_sg) | |
644 | */ | |
645 | void dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg, | |
646 | int nents, enum dma_data_direction dir) | |
647 | { | |
648 | struct scatterlist *s; | |
649 | int i; | |
650 | ||
651 | for_each_sg(sg, s, nents, i) { | |
2638b4db RK |
652 | if (!dmabounce_sync_for_device(dev, sg_dma_address(s), 0, |
653 | sg_dma_len(s), dir)) | |
654 | continue; | |
655 | ||
18eabe23 RK |
656 | __dma_page_cpu_to_dev(sg_page(s), s->offset, |
657 | s->length, dir); | |
afd1a321 | 658 | } |
24056f52 RK |
659 | |
660 | debug_dma_sync_sg_for_device(dev, sg, nents, dir); | |
afd1a321 RK |
661 | } |
662 | EXPORT_SYMBOL(dma_sync_sg_for_device); | |
24056f52 | 663 | |
022ae537 RK |
664 | /* |
665 | * Return whether the given device DMA address mask can be supported | |
666 | * properly. For example, if your device can only drive the low 24-bits | |
667 | * during bus mastering, then you would pass 0x00ffffff as the mask | |
668 | * to this function. | |
669 | */ | |
670 | int dma_supported(struct device *dev, u64 mask) | |
671 | { | |
672 | if (mask < (u64)arm_dma_limit) | |
673 | return 0; | |
674 | return 1; | |
675 | } | |
676 | EXPORT_SYMBOL(dma_supported); | |
677 | ||
678 | int dma_set_mask(struct device *dev, u64 dma_mask) | |
679 | { | |
680 | if (!dev->dma_mask || !dma_supported(dev, dma_mask)) | |
681 | return -EIO; | |
682 | ||
683 | #ifndef CONFIG_DMABOUNCE | |
684 | *dev->dma_mask = dma_mask; | |
685 | #endif | |
686 | ||
687 | return 0; | |
688 | } | |
689 | EXPORT_SYMBOL(dma_set_mask); | |
690 | ||
24056f52 RK |
691 | #define PREALLOC_DMA_DEBUG_ENTRIES 4096 |
692 | ||
693 | static int __init dma_debug_do_init(void) | |
694 | { | |
695 | dma_debug_init(PREALLOC_DMA_DEBUG_ENTRIES); | |
696 | return 0; | |
697 | } | |
698 | fs_initcall(dma_debug_do_init); |