Commit | Line | Data |
---|---|---|
49cbe786 EM |
1 | /* |
2 | * linux/arch/arm/mm/proc-mohawk.S: MMU functions for Marvell PJ1 core | |
3 | * | |
4 | * PJ1 (codename Mohawk) is a hybrid of the xscale3 and Marvell's own core. | |
5 | * | |
6 | * Heavily based on proc-arm926.S and proc-xsc3.S | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
21 | */ | |
22 | ||
23 | #include <linux/linkage.h> | |
24 | #include <linux/init.h> | |
25 | #include <asm/assembler.h> | |
26 | #include <asm/hwcap.h> | |
27 | #include <asm/pgtable-hwdef.h> | |
28 | #include <asm/pgtable.h> | |
29 | #include <asm/page.h> | |
30 | #include <asm/ptrace.h> | |
31 | #include "proc-macros.S" | |
32 | ||
33 | /* | |
34 | * This is the maximum size of an area which will be flushed. If the | |
35 | * area is larger than this, then we flush the whole cache. | |
36 | */ | |
37 | #define CACHE_DLIMIT 32768 | |
38 | ||
39 | /* | |
40 | * The cache line size of the L1 D cache. | |
41 | */ | |
42 | #define CACHE_DLINESIZE 32 | |
43 | ||
44 | /* | |
45 | * cpu_mohawk_proc_init() | |
46 | */ | |
47 | ENTRY(cpu_mohawk_proc_init) | |
48 | mov pc, lr | |
49 | ||
50 | /* | |
51 | * cpu_mohawk_proc_fin() | |
52 | */ | |
53 | ENTRY(cpu_mohawk_proc_fin) | |
54 | stmfd sp!, {lr} | |
55 | mov ip, #PSR_F_BIT | PSR_I_BIT | SVC_MODE | |
56 | msr cpsr_c, ip | |
57 | bl mohawk_flush_kern_cache_all | |
58 | mrc p15, 0, r0, c1, c0, 0 @ ctrl register | |
59 | bic r0, r0, #0x1800 @ ...iz........... | |
60 | bic r0, r0, #0x0006 @ .............ca. | |
61 | mcr p15, 0, r0, c1, c0, 0 @ disable caches | |
62 | ldmfd sp!, {pc} | |
63 | ||
64 | /* | |
65 | * cpu_mohawk_reset(loc) | |
66 | * | |
67 | * Perform a soft reset of the system. Put the CPU into the | |
68 | * same state as it would be if it had been reset, and branch | |
69 | * to what would be the reset vector. | |
70 | * | |
71 | * loc: location to jump to for soft reset | |
72 | * | |
73 | * (same as arm926) | |
74 | */ | |
75 | .align 5 | |
76 | ENTRY(cpu_mohawk_reset) | |
77 | mov ip, #0 | |
78 | mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches | |
79 | mcr p15, 0, ip, c7, c10, 4 @ drain WB | |
80 | mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs | |
81 | mrc p15, 0, ip, c1, c0, 0 @ ctrl register | |
82 | bic ip, ip, #0x0007 @ .............cam | |
83 | bic ip, ip, #0x1100 @ ...i...s........ | |
84 | mcr p15, 0, ip, c1, c0, 0 @ ctrl register | |
85 | mov pc, r0 | |
86 | ||
87 | /* | |
88 | * cpu_mohawk_do_idle() | |
89 | * | |
90 | * Called with IRQs disabled | |
91 | */ | |
92 | .align 5 | |
93 | ENTRY(cpu_mohawk_do_idle) | |
94 | mov r0, #0 | |
95 | mcr p15, 0, r0, c7, c10, 4 @ drain write buffer | |
96 | mcr p15, 0, r0, c7, c0, 4 @ wait for interrupt | |
97 | mov pc, lr | |
98 | ||
99 | /* | |
100 | * flush_user_cache_all() | |
101 | * | |
102 | * Clean and invalidate all cache entries in a particular | |
103 | * address space. | |
104 | */ | |
105 | ENTRY(mohawk_flush_user_cache_all) | |
106 | /* FALLTHROUGH */ | |
107 | ||
108 | /* | |
109 | * flush_kern_cache_all() | |
110 | * | |
111 | * Clean and invalidate the entire cache. | |
112 | */ | |
113 | ENTRY(mohawk_flush_kern_cache_all) | |
114 | mov r2, #VM_EXEC | |
115 | mov ip, #0 | |
116 | __flush_whole_cache: | |
117 | mcr p15, 0, ip, c7, c14, 0 @ clean & invalidate all D cache | |
118 | tst r2, #VM_EXEC | |
119 | mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache | |
120 | mcrne p15, 0, ip, c7, c10, 0 @ drain write buffer | |
121 | mov pc, lr | |
122 | ||
123 | /* | |
124 | * flush_user_cache_range(start, end, flags) | |
125 | * | |
126 | * Clean and invalidate a range of cache entries in the | |
127 | * specified address range. | |
128 | * | |
129 | * - start - start address (inclusive) | |
130 | * - end - end address (exclusive) | |
131 | * - flags - vm_flags describing address space | |
132 | * | |
133 | * (same as arm926) | |
134 | */ | |
135 | ENTRY(mohawk_flush_user_cache_range) | |
136 | mov ip, #0 | |
137 | sub r3, r1, r0 @ calculate total size | |
138 | cmp r3, #CACHE_DLIMIT | |
139 | bgt __flush_whole_cache | |
140 | 1: tst r2, #VM_EXEC | |
141 | mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry | |
142 | mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry | |
143 | add r0, r0, #CACHE_DLINESIZE | |
144 | mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry | |
145 | mcrne p15, 0, r0, c7, c5, 1 @ invalidate I entry | |
146 | add r0, r0, #CACHE_DLINESIZE | |
147 | cmp r0, r1 | |
148 | blo 1b | |
149 | tst r2, #VM_EXEC | |
150 | mcrne p15, 0, ip, c7, c10, 4 @ drain WB | |
151 | mov pc, lr | |
152 | ||
153 | /* | |
154 | * coherent_kern_range(start, end) | |
155 | * | |
156 | * Ensure coherency between the Icache and the Dcache in the | |
157 | * region described by start, end. If you have non-snooping | |
158 | * Harvard caches, you need to implement this function. | |
159 | * | |
160 | * - start - virtual start address | |
161 | * - end - virtual end address | |
162 | */ | |
163 | ENTRY(mohawk_coherent_kern_range) | |
164 | /* FALLTHROUGH */ | |
165 | ||
166 | /* | |
167 | * coherent_user_range(start, end) | |
168 | * | |
169 | * Ensure coherency between the Icache and the Dcache in the | |
170 | * region described by start, end. If you have non-snooping | |
171 | * Harvard caches, you need to implement this function. | |
172 | * | |
173 | * - start - virtual start address | |
174 | * - end - virtual end address | |
175 | * | |
176 | * (same as arm926) | |
177 | */ | |
178 | ENTRY(mohawk_coherent_user_range) | |
179 | bic r0, r0, #CACHE_DLINESIZE - 1 | |
180 | 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
181 | mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry | |
182 | add r0, r0, #CACHE_DLINESIZE | |
183 | cmp r0, r1 | |
184 | blo 1b | |
185 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
186 | mov pc, lr | |
187 | ||
188 | /* | |
2c9b9c84 | 189 | * flush_kern_dcache_area(void *addr, size_t size) |
49cbe786 EM |
190 | * |
191 | * Ensure no D cache aliasing occurs, either with itself or | |
192 | * the I cache | |
193 | * | |
2c9b9c84 RK |
194 | * - addr - kernel address |
195 | * - size - region size | |
49cbe786 | 196 | */ |
2c9b9c84 RK |
197 | ENTRY(mohawk_flush_kern_dcache_area) |
198 | add r1, r0, r1 | |
49cbe786 EM |
199 | 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry |
200 | add r0, r0, #CACHE_DLINESIZE | |
201 | cmp r0, r1 | |
202 | blo 1b | |
203 | mov r0, #0 | |
204 | mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache | |
205 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
206 | mov pc, lr | |
207 | ||
208 | /* | |
209 | * dma_inv_range(start, end) | |
210 | * | |
211 | * Invalidate (discard) the specified virtual address range. | |
212 | * May not write back any entries. If 'start' or 'end' | |
213 | * are not cache line aligned, those lines must be written | |
214 | * back. | |
215 | * | |
216 | * - start - virtual start address | |
217 | * - end - virtual end address | |
218 | * | |
219 | * (same as v4wb) | |
220 | */ | |
221 | ENTRY(mohawk_dma_inv_range) | |
222 | tst r0, #CACHE_DLINESIZE - 1 | |
223 | mcrne p15, 0, r0, c7, c10, 1 @ clean D entry | |
224 | tst r1, #CACHE_DLINESIZE - 1 | |
225 | mcrne p15, 0, r1, c7, c10, 1 @ clean D entry | |
226 | bic r0, r0, #CACHE_DLINESIZE - 1 | |
227 | 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry | |
228 | add r0, r0, #CACHE_DLINESIZE | |
229 | cmp r0, r1 | |
230 | blo 1b | |
231 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
232 | mov pc, lr | |
233 | ||
234 | /* | |
235 | * dma_clean_range(start, end) | |
236 | * | |
237 | * Clean the specified virtual address range. | |
238 | * | |
239 | * - start - virtual start address | |
240 | * - end - virtual end address | |
241 | * | |
242 | * (same as v4wb) | |
243 | */ | |
244 | ENTRY(mohawk_dma_clean_range) | |
245 | bic r0, r0, #CACHE_DLINESIZE - 1 | |
246 | 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
247 | add r0, r0, #CACHE_DLINESIZE | |
248 | cmp r0, r1 | |
249 | blo 1b | |
250 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
251 | mov pc, lr | |
252 | ||
253 | /* | |
254 | * dma_flush_range(start, end) | |
255 | * | |
256 | * Clean and invalidate the specified virtual address range. | |
257 | * | |
258 | * - start - virtual start address | |
259 | * - end - virtual end address | |
260 | */ | |
261 | ENTRY(mohawk_dma_flush_range) | |
262 | bic r0, r0, #CACHE_DLINESIZE - 1 | |
263 | 1: | |
264 | mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry | |
265 | add r0, r0, #CACHE_DLINESIZE | |
266 | cmp r0, r1 | |
267 | blo 1b | |
268 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
269 | mov pc, lr | |
270 | ||
a9c9147e RK |
271 | /* |
272 | * dma_map_area(start, size, dir) | |
273 | * - start - kernel virtual start address | |
274 | * - size - size of region | |
275 | * - dir - DMA direction | |
276 | */ | |
277 | ENTRY(mohawk_dma_map_area) | |
278 | add r1, r1, r0 | |
279 | cmp r2, #DMA_TO_DEVICE | |
280 | beq mohawk_dma_clean_range | |
281 | bcs mohawk_dma_inv_range | |
282 | b mohawk_dma_flush_range | |
283 | ENDPROC(mohawk_dma_map_area) | |
284 | ||
285 | /* | |
286 | * dma_unmap_area(start, size, dir) | |
287 | * - start - kernel virtual start address | |
288 | * - size - size of region | |
289 | * - dir - DMA direction | |
290 | */ | |
291 | ENTRY(mohawk_dma_unmap_area) | |
292 | mov pc, lr | |
293 | ENDPROC(mohawk_dma_unmap_area) | |
294 | ||
49cbe786 EM |
295 | ENTRY(mohawk_cache_fns) |
296 | .long mohawk_flush_kern_cache_all | |
297 | .long mohawk_flush_user_cache_all | |
298 | .long mohawk_flush_user_cache_range | |
299 | .long mohawk_coherent_kern_range | |
300 | .long mohawk_coherent_user_range | |
2c9b9c84 | 301 | .long mohawk_flush_kern_dcache_area |
a9c9147e RK |
302 | .long mohawk_dma_map_area |
303 | .long mohawk_dma_unmap_area | |
49cbe786 EM |
304 | .long mohawk_dma_inv_range |
305 | .long mohawk_dma_clean_range | |
306 | .long mohawk_dma_flush_range | |
307 | ||
308 | ENTRY(cpu_mohawk_dcache_clean_area) | |
309 | 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
310 | add r0, r0, #CACHE_DLINESIZE | |
311 | subs r1, r1, #CACHE_DLINESIZE | |
312 | bhi 1b | |
313 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
314 | mov pc, lr | |
315 | ||
316 | /* | |
317 | * cpu_mohawk_switch_mm(pgd) | |
318 | * | |
319 | * Set the translation base pointer to be as described by pgd. | |
320 | * | |
321 | * pgd: new page tables | |
322 | */ | |
323 | .align 5 | |
324 | ENTRY(cpu_mohawk_switch_mm) | |
325 | mov ip, #0 | |
326 | mcr p15, 0, ip, c7, c14, 0 @ clean & invalidate all D cache | |
327 | mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache | |
328 | mcr p15, 0, ip, c7, c10, 4 @ drain WB | |
329 | orr r0, r0, #0x18 @ cache the page table in L2 | |
330 | mcr p15, 0, r0, c2, c0, 0 @ load page table pointer | |
331 | mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs | |
332 | mov pc, lr | |
333 | ||
334 | /* | |
335 | * cpu_mohawk_set_pte_ext(ptep, pte, ext) | |
336 | * | |
337 | * Set a PTE and flush it out | |
338 | */ | |
339 | .align 5 | |
340 | ENTRY(cpu_mohawk_set_pte_ext) | |
341 | armv3_set_pte_ext | |
342 | mov r0, r0 | |
343 | mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
344 | mcr p15, 0, r0, c7, c10, 4 @ drain WB | |
345 | mov pc, lr | |
346 | ||
347 | __INIT | |
348 | ||
349 | .type __mohawk_setup, #function | |
350 | __mohawk_setup: | |
351 | mov r0, #0 | |
352 | mcr p15, 0, r0, c7, c7 @ invalidate I,D caches | |
353 | mcr p15, 0, r0, c7, c10, 4 @ drain write buffer | |
354 | mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs | |
355 | orr r4, r4, #0x18 @ cache the page table in L2 | |
356 | mcr p15, 0, r4, c2, c0, 0 @ load page table pointer | |
357 | ||
358 | mov r0, #0 @ don't allow CP access | |
359 | mcr p15, 0, r0, c15, c1, 0 @ write CP access register | |
360 | ||
361 | adr r5, mohawk_crval | |
362 | ldmia r5, {r5, r6} | |
363 | mrc p15, 0, r0, c1, c0 @ get control register | |
364 | bic r0, r0, r5 | |
365 | orr r0, r0, r6 | |
366 | mov pc, lr | |
367 | ||
368 | .size __mohawk_setup, . - __mohawk_setup | |
369 | ||
370 | /* | |
371 | * R | |
372 | * .RVI ZFRS BLDP WCAM | |
373 | * .011 1001 ..00 0101 | |
374 | * | |
375 | */ | |
376 | .type mohawk_crval, #object | |
377 | mohawk_crval: | |
378 | crval clear=0x00007f3f, mmuset=0x00003905, ucset=0x00001134 | |
379 | ||
380 | __INITDATA | |
381 | ||
382 | /* | |
383 | * Purpose : Function pointers used to access above functions - all calls | |
384 | * come through these | |
385 | */ | |
386 | .type mohawk_processor_functions, #object | |
387 | mohawk_processor_functions: | |
388 | .word v5t_early_abort | |
4fb28474 | 389 | .word legacy_pabort |
49cbe786 EM |
390 | .word cpu_mohawk_proc_init |
391 | .word cpu_mohawk_proc_fin | |
392 | .word cpu_mohawk_reset | |
393 | .word cpu_mohawk_do_idle | |
394 | .word cpu_mohawk_dcache_clean_area | |
395 | .word cpu_mohawk_switch_mm | |
396 | .word cpu_mohawk_set_pte_ext | |
397 | .size mohawk_processor_functions, . - mohawk_processor_functions | |
398 | ||
399 | .section ".rodata" | |
400 | ||
401 | .type cpu_arch_name, #object | |
402 | cpu_arch_name: | |
403 | .asciz "armv5te" | |
404 | .size cpu_arch_name, . - cpu_arch_name | |
405 | ||
406 | .type cpu_elf_name, #object | |
407 | cpu_elf_name: | |
408 | .asciz "v5" | |
409 | .size cpu_elf_name, . - cpu_elf_name | |
410 | ||
411 | .type cpu_mohawk_name, #object | |
412 | cpu_mohawk_name: | |
413 | .asciz "Marvell 88SV331x" | |
414 | .size cpu_mohawk_name, . - cpu_mohawk_name | |
415 | ||
416 | .align | |
417 | ||
418 | .section ".proc.info.init", #alloc, #execinstr | |
419 | ||
420 | .type __88sv331x_proc_info,#object | |
421 | __88sv331x_proc_info: | |
422 | .long 0x56158000 @ Marvell 88SV331x (MOHAWK) | |
423 | .long 0xfffff000 | |
424 | .long PMD_TYPE_SECT | \ | |
425 | PMD_SECT_BUFFERABLE | \ | |
426 | PMD_SECT_CACHEABLE | \ | |
427 | PMD_BIT4 | \ | |
428 | PMD_SECT_AP_WRITE | \ | |
429 | PMD_SECT_AP_READ | |
430 | .long PMD_TYPE_SECT | \ | |
431 | PMD_BIT4 | \ | |
432 | PMD_SECT_AP_WRITE | \ | |
433 | PMD_SECT_AP_READ | |
434 | b __mohawk_setup | |
435 | .long cpu_arch_name | |
436 | .long cpu_elf_name | |
437 | .long HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP | |
438 | .long cpu_mohawk_name | |
439 | .long mohawk_processor_functions | |
440 | .long v4wbi_tlb_fns | |
441 | .long v4wb_user_fns | |
442 | .long mohawk_cache_fns | |
443 | .size __88sv331x_proc_info, . - __88sv331x_proc_info |