Commit | Line | Data |
---|---|---|
bbe88886 CM |
1 | /* |
2 | * linux/arch/arm/mm/proc-v7.S | |
3 | * | |
4 | * Copyright (C) 2001 Deep Blue Solutions Ltd. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This is the "shell" of the ARMv7 processor support. | |
11 | */ | |
991da17e | 12 | #include <linux/init.h> |
bbe88886 CM |
13 | #include <linux/linkage.h> |
14 | #include <asm/assembler.h> | |
15 | #include <asm/asm-offsets.h> | |
5ec9407d | 16 | #include <asm/hwcap.h> |
bbe88886 CM |
17 | #include <asm/pgtable-hwdef.h> |
18 | #include <asm/pgtable.h> | |
19 | ||
20 | #include "proc-macros.S" | |
21 | ||
1b6ba46b CM |
22 | #ifdef CONFIG_ARM_LPAE |
23 | #include "proc-v7-3level.S" | |
24 | #else | |
8d2cd3a3 | 25 | #include "proc-v7-2level.S" |
1b6ba46b | 26 | #endif |
73b63efa | 27 | |
bbe88886 | 28 | ENTRY(cpu_v7_proc_init) |
6ebbf2ce | 29 | ret lr |
93ed3970 | 30 | ENDPROC(cpu_v7_proc_init) |
bbe88886 CM |
31 | |
32 | ENTRY(cpu_v7_proc_fin) | |
1f667c69 TL |
33 | mrc p15, 0, r0, c1, c0, 0 @ ctrl register |
34 | bic r0, r0, #0x1000 @ ...i............ | |
35 | bic r0, r0, #0x0006 @ .............ca. | |
36 | mcr p15, 0, r0, c1, c0, 0 @ disable caches | |
6ebbf2ce | 37 | ret lr |
93ed3970 | 38 | ENDPROC(cpu_v7_proc_fin) |
bbe88886 CM |
39 | |
40 | /* | |
41 | * cpu_v7_reset(loc) | |
42 | * | |
43 | * Perform a soft reset of the system. Put the CPU into the | |
44 | * same state as it would be if it had been reset, and branch | |
45 | * to what would be the reset vector. | |
46 | * | |
47 | * - loc - location to jump to for soft reset | |
f4daf06f WD |
48 | * |
49 | * This code must be executed using a flat identity mapping with | |
50 | * caches disabled. | |
bbe88886 CM |
51 | */ |
52 | .align 5 | |
1a4baafa | 53 | .pushsection .idmap.text, "ax" |
bbe88886 | 54 | ENTRY(cpu_v7_reset) |
f4daf06f WD |
55 | mrc p15, 0, r1, c1, c0, 0 @ ctrl register |
56 | bic r1, r1, #0x1 @ ...............m | |
0f81bb6b | 57 | THUMB( bic r1, r1, #1 << 30 ) @ SCTLR.TE (Thumb exceptions) |
f4daf06f WD |
58 | mcr p15, 0, r1, c1, c0, 0 @ disable MMU |
59 | isb | |
153cd8e8 | 60 | bx r0 |
93ed3970 | 61 | ENDPROC(cpu_v7_reset) |
1a4baafa | 62 | .popsection |
bbe88886 CM |
63 | |
64 | /* | |
65 | * cpu_v7_do_idle() | |
66 | * | |
67 | * Idle the processor (eg, wait for interrupt). | |
68 | * | |
69 | * IRQs are already disabled. | |
70 | */ | |
71 | ENTRY(cpu_v7_do_idle) | |
8553cb67 | 72 | dsb @ WFI may enter a low-power mode |
000b5025 | 73 | wfi |
6ebbf2ce | 74 | ret lr |
93ed3970 | 75 | ENDPROC(cpu_v7_do_idle) |
bbe88886 CM |
76 | |
77 | ENTRY(cpu_v7_dcache_clean_area) | |
bf3f0f33 WD |
78 | ALT_SMP(W(nop)) @ MP extensions imply L1 PTW |
79 | ALT_UP_B(1f) | |
6ebbf2ce | 80 | ret lr |
bf3f0f33 WD |
81 | 1: dcache_line_size r2, r3 |
82 | 2: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
bbe88886 CM |
83 | add r0, r0, r2 |
84 | subs r1, r1, r2 | |
bf3f0f33 | 85 | bhi 2b |
6abdd491 | 86 | dsb ishst |
6ebbf2ce | 87 | ret lr |
93ed3970 | 88 | ENDPROC(cpu_v7_dcache_clean_area) |
bbe88886 | 89 | |
78a8f3c3 | 90 | string cpu_v7_name, "ARMv7 Processor" |
bbe88886 CM |
91 | .align |
92 | ||
f6b0fa02 RK |
93 | /* Suspend/resume support: derived from arch/arm/mach-s5pv210/sleep.S */ |
94 | .globl cpu_v7_suspend_size | |
f3db3f43 | 95 | .equ cpu_v7_suspend_size, 4 * 9 |
15e0d9e3 | 96 | #ifdef CONFIG_ARM_CPU_SUSPEND |
f6b0fa02 | 97 | ENTRY(cpu_v7_do_suspend) |
fa0708b3 | 98 | stmfd sp!, {r4 - r11, lr} |
f6b0fa02 | 99 | mrc p15, 0, r4, c13, c0, 0 @ FCSE/PID |
1aede681 RK |
100 | mrc p15, 0, r5, c13, c0, 3 @ User r/o thread ID |
101 | stmia r0!, {r4 - r5} | |
aa1aadc3 | 102 | #ifdef CONFIG_MMU |
f6b0fa02 | 103 | mrc p15, 0, r6, c3, c0, 0 @ Domain ID |
f3db3f43 MS |
104 | #ifdef CONFIG_ARM_LPAE |
105 | mrrc p15, 1, r5, r7, c2 @ TTB 1 | |
106 | #else | |
de8e71ca | 107 | mrc p15, 0, r7, c2, c0, 1 @ TTB 1 |
f3db3f43 | 108 | #endif |
1b6ba46b | 109 | mrc p15, 0, r11, c2, c0, 2 @ TTB control register |
aa1aadc3 | 110 | #endif |
de8e71ca RK |
111 | mrc p15, 0, r8, c1, c0, 0 @ Control register |
112 | mrc p15, 0, r9, c1, c0, 1 @ Auxiliary control register | |
113 | mrc p15, 0, r10, c1, c0, 2 @ Co-processor access control | |
f3db3f43 | 114 | stmia r0, {r5 - r11} |
fa0708b3 | 115 | ldmfd sp!, {r4 - r11, pc} |
f6b0fa02 RK |
116 | ENDPROC(cpu_v7_do_suspend) |
117 | ||
118 | ENTRY(cpu_v7_do_resume) | |
119 | mov ip, #0 | |
f6b0fa02 | 120 | mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache |
1aede681 RK |
121 | mcr p15, 0, ip, c13, c0, 1 @ set reserved context ID |
122 | ldmia r0!, {r4 - r5} | |
f6b0fa02 | 123 | mcr p15, 0, r4, c13, c0, 0 @ FCSE/PID |
1aede681 | 124 | mcr p15, 0, r5, c13, c0, 3 @ User r/o thread ID |
f3db3f43 | 125 | ldmia r0, {r5 - r11} |
aa1aadc3 WD |
126 | #ifdef CONFIG_MMU |
127 | mcr p15, 0, ip, c8, c7, 0 @ invalidate TLBs | |
f6b0fa02 | 128 | mcr p15, 0, r6, c3, c0, 0 @ Domain ID |
f3db3f43 MS |
129 | #ifdef CONFIG_ARM_LPAE |
130 | mcrr p15, 0, r1, ip, c2 @ TTB 0 | |
131 | mcrr p15, 1, r5, r7, c2 @ TTB 1 | |
132 | #else | |
de8e71ca RK |
133 | ALT_SMP(orr r1, r1, #TTB_FLAGS_SMP) |
134 | ALT_UP(orr r1, r1, #TTB_FLAGS_UP) | |
135 | mcr p15, 0, r1, c2, c0, 0 @ TTB 0 | |
136 | mcr p15, 0, r7, c2, c0, 1 @ TTB 1 | |
f3db3f43 | 137 | #endif |
1b6ba46b | 138 | mcr p15, 0, r11, c2, c0, 2 @ TTB control register |
f6b0fa02 RK |
139 | ldr r4, =PRRR @ PRRR |
140 | ldr r5, =NMRR @ NMRR | |
141 | mcr p15, 0, r4, c10, c2, 0 @ write PRRR | |
142 | mcr p15, 0, r5, c10, c2, 1 @ write NMRR | |
aa1aadc3 WD |
143 | #endif /* CONFIG_MMU */ |
144 | mrc p15, 0, r4, c1, c0, 1 @ Read Auxiliary control register | |
145 | teq r4, r9 @ Is it already set? | |
146 | mcrne p15, 0, r9, c1, c0, 1 @ No, so write it | |
147 | mcr p15, 0, r10, c1, c0, 2 @ Co-processor access control | |
f6b0fa02 | 148 | isb |
f35235a3 | 149 | dsb |
de8e71ca | 150 | mov r0, r8 @ control register |
f6b0fa02 RK |
151 | b cpu_resume_mmu |
152 | ENDPROC(cpu_v7_do_resume) | |
3e0a07f8 GC |
153 | #endif |
154 | ||
a6d74678 RK |
155 | /* |
156 | * Cortex-A8 | |
157 | */ | |
158 | globl_equ cpu_ca8_proc_init, cpu_v7_proc_init | |
159 | globl_equ cpu_ca8_proc_fin, cpu_v7_proc_fin | |
160 | globl_equ cpu_ca8_reset, cpu_v7_reset | |
161 | globl_equ cpu_ca8_do_idle, cpu_v7_do_idle | |
162 | globl_equ cpu_ca8_dcache_clean_area, cpu_v7_dcache_clean_area | |
163 | globl_equ cpu_ca8_set_pte_ext, cpu_v7_set_pte_ext | |
164 | globl_equ cpu_ca8_suspend_size, cpu_v7_suspend_size | |
165 | #ifdef CONFIG_ARM_CPU_SUSPEND | |
166 | globl_equ cpu_ca8_do_suspend, cpu_v7_do_suspend | |
167 | globl_equ cpu_ca8_do_resume, cpu_v7_do_resume | |
168 | #endif | |
169 | ||
ddd0c530 SG |
170 | /* |
171 | * Cortex-A9 processor functions | |
172 | */ | |
173 | globl_equ cpu_ca9mp_proc_init, cpu_v7_proc_init | |
174 | globl_equ cpu_ca9mp_proc_fin, cpu_v7_proc_fin | |
175 | globl_equ cpu_ca9mp_reset, cpu_v7_reset | |
176 | globl_equ cpu_ca9mp_do_idle, cpu_v7_do_idle | |
177 | globl_equ cpu_ca9mp_dcache_clean_area, cpu_v7_dcache_clean_area | |
178 | globl_equ cpu_ca9mp_switch_mm, cpu_v7_switch_mm | |
179 | globl_equ cpu_ca9mp_set_pte_ext, cpu_v7_set_pte_ext | |
180 | .globl cpu_ca9mp_suspend_size | |
181 | .equ cpu_ca9mp_suspend_size, cpu_v7_suspend_size + 4 * 2 | |
182 | #ifdef CONFIG_ARM_CPU_SUSPEND | |
183 | ENTRY(cpu_ca9mp_do_suspend) | |
184 | stmfd sp!, {r4 - r5} | |
185 | mrc p15, 0, r4, c15, c0, 1 @ Diagnostic register | |
186 | mrc p15, 0, r5, c15, c0, 0 @ Power register | |
187 | stmia r0!, {r4 - r5} | |
188 | ldmfd sp!, {r4 - r5} | |
189 | b cpu_v7_do_suspend | |
190 | ENDPROC(cpu_ca9mp_do_suspend) | |
191 | ||
192 | ENTRY(cpu_ca9mp_do_resume) | |
193 | ldmia r0!, {r4 - r5} | |
194 | mrc p15, 0, r10, c15, c0, 1 @ Read Diagnostic register | |
195 | teq r4, r10 @ Already restored? | |
196 | mcrne p15, 0, r4, c15, c0, 1 @ No, so restore it | |
197 | mrc p15, 0, r10, c15, c0, 0 @ Read Power register | |
198 | teq r5, r10 @ Already restored? | |
199 | mcrne p15, 0, r5, c15, c0, 0 @ No, so restore it | |
200 | b cpu_v7_do_resume | |
201 | ENDPROC(cpu_ca9mp_do_resume) | |
202 | #endif | |
203 | ||
3e0a07f8 GC |
204 | #ifdef CONFIG_CPU_PJ4B |
205 | globl_equ cpu_pj4b_switch_mm, cpu_v7_switch_mm | |
206 | globl_equ cpu_pj4b_set_pte_ext, cpu_v7_set_pte_ext | |
207 | globl_equ cpu_pj4b_proc_init, cpu_v7_proc_init | |
208 | globl_equ cpu_pj4b_proc_fin, cpu_v7_proc_fin | |
209 | globl_equ cpu_pj4b_reset, cpu_v7_reset | |
210 | #ifdef CONFIG_PJ4B_ERRATA_4742 | |
211 | ENTRY(cpu_pj4b_do_idle) | |
212 | dsb @ WFI may enter a low-power mode | |
213 | wfi | |
214 | dsb @barrier | |
6ebbf2ce | 215 | ret lr |
3e0a07f8 GC |
216 | ENDPROC(cpu_pj4b_do_idle) |
217 | #else | |
218 | globl_equ cpu_pj4b_do_idle, cpu_v7_do_idle | |
219 | #endif | |
220 | globl_equ cpu_pj4b_dcache_clean_area, cpu_v7_dcache_clean_area | |
16c79a37 GC |
221 | #ifdef CONFIG_ARM_CPU_SUSPEND |
222 | ENTRY(cpu_pj4b_do_suspend) | |
223 | stmfd sp!, {r6 - r10} | |
224 | mrc p15, 1, r6, c15, c1, 0 @ save CP15 - extra features | |
225 | mrc p15, 1, r7, c15, c2, 0 @ save CP15 - Aux Func Modes Ctrl 0 | |
226 | mrc p15, 1, r8, c15, c1, 2 @ save CP15 - Aux Debug Modes Ctrl 2 | |
227 | mrc p15, 1, r9, c15, c1, 1 @ save CP15 - Aux Debug Modes Ctrl 1 | |
228 | mrc p15, 0, r10, c9, c14, 0 @ save CP15 - PMC | |
229 | stmia r0!, {r6 - r10} | |
230 | ldmfd sp!, {r6 - r10} | |
231 | b cpu_v7_do_suspend | |
232 | ENDPROC(cpu_pj4b_do_suspend) | |
233 | ||
234 | ENTRY(cpu_pj4b_do_resume) | |
235 | ldmia r0!, {r6 - r10} | |
7ca791c5 SG |
236 | mcr p15, 1, r6, c15, c1, 0 @ restore CP15 - extra features |
237 | mcr p15, 1, r7, c15, c2, 0 @ restore CP15 - Aux Func Modes Ctrl 0 | |
238 | mcr p15, 1, r8, c15, c1, 2 @ restore CP15 - Aux Debug Modes Ctrl 2 | |
239 | mcr p15, 1, r9, c15, c1, 1 @ restore CP15 - Aux Debug Modes Ctrl 1 | |
240 | mcr p15, 0, r10, c9, c14, 0 @ restore CP15 - PMC | |
16c79a37 GC |
241 | b cpu_v7_do_resume |
242 | ENDPROC(cpu_pj4b_do_resume) | |
243 | #endif | |
244 | .globl cpu_pj4b_suspend_size | |
7ca791c5 | 245 | .equ cpu_pj4b_suspend_size, cpu_v7_suspend_size + 4 * 5 |
3e0a07f8 | 246 | |
f6b0fa02 RK |
247 | #endif |
248 | ||
bbe88886 CM |
249 | /* |
250 | * __v7_setup | |
251 | * | |
252 | * Initialise TLB, Caches, and MMU state ready to switch the MMU | |
253 | * on. Return in r0 the new CP15 C1 control register setting. | |
254 | * | |
c76f238e | 255 | * r1, r2, r4, r5, r9, r13 must be preserved - r13 is not a stack |
17e7bf86 RK |
256 | * r4: TTBR0 (low word) |
257 | * r5: TTBR0 (high word if LPAE) | |
258 | * r8: TTBR1 | |
259 | * r9: Main ID register | |
260 | * | |
bbe88886 CM |
261 | * This should be able to cover all ARMv7 cores. |
262 | * | |
263 | * It is assumed that: | |
264 | * - cache type register is implemented | |
265 | */ | |
15eb169b | 266 | __v7_ca5mp_setup: |
14eff181 | 267 | __v7_ca9mp_setup: |
c90ad5c9 JA |
268 | __v7_cr7mp_setup: |
269 | mov r10, #(1 << 0) @ Cache/TLB ops broadcasting | |
7665d9d2 | 270 | b 1f |
b4244738 | 271 | __v7_ca7mp_setup: |
ddb2ff73 | 272 | __v7_ca12mp_setup: |
7665d9d2 | 273 | __v7_ca15mp_setup: |
c51e78ed | 274 | __v7_b15mp_setup: |
cd000cf6 | 275 | __v7_ca17mp_setup: |
7665d9d2 | 276 | mov r10, #0 |
b563d064 NP |
277 | 1: adr r0, __v7_setup_stack_ptr |
278 | ldr r12, [r0] | |
279 | add r12, r12, r0 @ the local stack | |
280 | stmia r12, {r1-r6, lr} @ v7_invalidate_l1 touches r0-r6 | |
bac51ad9 | 281 | bl v7_invalidate_l1 |
b563d064 | 282 | ldmia r12, {r1-r6, lr} |
73b63efa | 283 | #ifdef CONFIG_SMP |
0fc03d4c | 284 | orr r10, r10, #(1 << 6) @ Enable SMP/nAMP mode |
f00ec48f | 285 | ALT_SMP(mrc p15, 0, r0, c1, c0, 1) |
0fc03d4c RK |
286 | ALT_UP(mov r0, r10) @ fake it for UP |
287 | orr r10, r10, r0 @ Set required bits | |
288 | teq r10, r0 @ Were they already set? | |
289 | mcrne p15, 0, r10, c1, c0, 1 @ No, update register | |
73b63efa | 290 | #endif |
bac51ad9 | 291 | b __v7_setup_cont |
de490193 | 292 | |
c76f238e RK |
293 | /* |
294 | * Errata: | |
295 | * r0, r10 available for use | |
296 | * r1, r2, r4, r5, r9, r13: must be preserved | |
297 | * r3: contains MIDR rX number in bits 23-20 | |
298 | * r6: contains MIDR rXpY as 8-bit XY number | |
299 | * r9: MIDR | |
300 | */ | |
17e7bf86 RK |
301 | __ca8_errata: |
302 | #if defined(CONFIG_ARM_ERRATA_430973) && !defined(CONFIG_ARCH_MULTIPLATFORM) | |
303 | teq r3, #0x00100000 @ only present in r1p* | |
c76f238e RK |
304 | mrceq p15, 0, r0, c1, c0, 1 @ read aux control register |
305 | orreq r0, r0, #(1 << 6) @ set IBE to 1 | |
306 | mcreq p15, 0, r0, c1, c0, 1 @ write aux control register | |
17e7bf86 RK |
307 | #endif |
308 | #ifdef CONFIG_ARM_ERRATA_458693 | |
309 | teq r6, #0x20 @ only present in r2p0 | |
c76f238e RK |
310 | mrceq p15, 0, r0, c1, c0, 1 @ read aux control register |
311 | orreq r0, r0, #(1 << 5) @ set L1NEON to 1 | |
312 | orreq r0, r0, #(1 << 9) @ set PLDNOP to 1 | |
313 | mcreq p15, 0, r0, c1, c0, 1 @ write aux control register | |
17e7bf86 RK |
314 | #endif |
315 | #ifdef CONFIG_ARM_ERRATA_460075 | |
316 | teq r6, #0x20 @ only present in r2p0 | |
c76f238e RK |
317 | mrceq p15, 1, r0, c9, c0, 2 @ read L2 cache aux ctrl register |
318 | tsteq r0, #1 << 22 | |
319 | orreq r0, r0, #(1 << 22) @ set the Write Allocate disable bit | |
320 | mcreq p15, 1, r0, c9, c0, 2 @ write the L2 cache aux ctrl register | |
17e7bf86 RK |
321 | #endif |
322 | b __errata_finish | |
323 | ||
324 | __ca9_errata: | |
325 | #ifdef CONFIG_ARM_ERRATA_742230 | |
326 | cmp r6, #0x22 @ only present up to r2p2 | |
c76f238e RK |
327 | mrcle p15, 0, r0, c15, c0, 1 @ read diagnostic register |
328 | orrle r0, r0, #1 << 4 @ set bit #4 | |
329 | mcrle p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
17e7bf86 RK |
330 | #endif |
331 | #ifdef CONFIG_ARM_ERRATA_742231 | |
332 | teq r6, #0x20 @ present in r2p0 | |
333 | teqne r6, #0x21 @ present in r2p1 | |
334 | teqne r6, #0x22 @ present in r2p2 | |
c76f238e RK |
335 | mrceq p15, 0, r0, c15, c0, 1 @ read diagnostic register |
336 | orreq r0, r0, #1 << 12 @ set bit #12 | |
337 | orreq r0, r0, #1 << 22 @ set bit #22 | |
338 | mcreq p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
17e7bf86 RK |
339 | #endif |
340 | #ifdef CONFIG_ARM_ERRATA_743622 | |
341 | teq r3, #0x00200000 @ only present in r2p* | |
c76f238e RK |
342 | mrceq p15, 0, r0, c15, c0, 1 @ read diagnostic register |
343 | orreq r0, r0, #1 << 6 @ set bit #6 | |
344 | mcreq p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
17e7bf86 RK |
345 | #endif |
346 | #if defined(CONFIG_ARM_ERRATA_751472) && defined(CONFIG_SMP) | |
347 | ALT_SMP(cmp r6, #0x30) @ present prior to r3p0 | |
348 | ALT_UP_B(1f) | |
c76f238e RK |
349 | mrclt p15, 0, r0, c15, c0, 1 @ read diagnostic register |
350 | orrlt r0, r0, #1 << 11 @ set bit #11 | |
351 | mcrlt p15, 0, r0, c15, c0, 1 @ write diagnostic register | |
17e7bf86 RK |
352 | 1: |
353 | #endif | |
354 | b __errata_finish | |
355 | ||
356 | __ca15_errata: | |
357 | #ifdef CONFIG_ARM_ERRATA_773022 | |
358 | cmp r6, #0x4 @ only present up to r0p4 | |
c76f238e RK |
359 | mrcle p15, 0, r0, c1, c0, 1 @ read aux control register |
360 | orrle r0, r0, #1 << 1 @ disable loop buffer | |
361 | mcrle p15, 0, r0, c1, c0, 1 @ write aux control register | |
17e7bf86 RK |
362 | #endif |
363 | b __errata_finish | |
364 | ||
de490193 GC |
365 | __v7_pj4b_setup: |
366 | #ifdef CONFIG_CPU_PJ4B | |
367 | ||
368 | /* Auxiliary Debug Modes Control 1 Register */ | |
369 | #define PJ4B_STATIC_BP (1 << 2) /* Enable Static BP */ | |
370 | #define PJ4B_INTER_PARITY (1 << 8) /* Disable Internal Parity Handling */ | |
de490193 GC |
371 | #define PJ4B_CLEAN_LINE (1 << 16) /* Disable data transfer for clean line */ |
372 | ||
373 | /* Auxiliary Debug Modes Control 2 Register */ | |
374 | #define PJ4B_FAST_LDR (1 << 23) /* Disable fast LDR */ | |
375 | #define PJ4B_SNOOP_DATA (1 << 25) /* Do not interleave write and snoop data */ | |
376 | #define PJ4B_CWF (1 << 27) /* Disable Critical Word First feature */ | |
377 | #define PJ4B_OUTSDNG_NC (1 << 29) /* Disable outstanding non cacheable rqst */ | |
378 | #define PJ4B_L1_REP_RR (1 << 30) /* L1 replacement - Strict round robin */ | |
379 | #define PJ4B_AUX_DBG_CTRL2 (PJ4B_SNOOP_DATA | PJ4B_CWF |\ | |
380 | PJ4B_OUTSDNG_NC | PJ4B_L1_REP_RR) | |
381 | ||
382 | /* Auxiliary Functional Modes Control Register 0 */ | |
383 | #define PJ4B_SMP_CFB (1 << 1) /* Set SMP mode. Join the coherency fabric */ | |
384 | #define PJ4B_L1_PAR_CHK (1 << 2) /* Support L1 parity checking */ | |
385 | #define PJ4B_BROADCAST_CACHE (1 << 8) /* Broadcast Cache and TLB maintenance */ | |
386 | ||
387 | /* Auxiliary Debug Modes Control 0 Register */ | |
388 | #define PJ4B_WFI_WFE (1 << 22) /* WFI/WFE - serve the DVM and back to idle */ | |
389 | ||
390 | /* Auxiliary Debug Modes Control 1 Register */ | |
391 | mrc p15, 1, r0, c15, c1, 1 | |
392 | orr r0, r0, #PJ4B_CLEAN_LINE | |
de490193 GC |
393 | orr r0, r0, #PJ4B_INTER_PARITY |
394 | bic r0, r0, #PJ4B_STATIC_BP | |
395 | mcr p15, 1, r0, c15, c1, 1 | |
396 | ||
397 | /* Auxiliary Debug Modes Control 2 Register */ | |
398 | mrc p15, 1, r0, c15, c1, 2 | |
399 | bic r0, r0, #PJ4B_FAST_LDR | |
400 | orr r0, r0, #PJ4B_AUX_DBG_CTRL2 | |
401 | mcr p15, 1, r0, c15, c1, 2 | |
402 | ||
403 | /* Auxiliary Functional Modes Control Register 0 */ | |
404 | mrc p15, 1, r0, c15, c2, 0 | |
405 | #ifdef CONFIG_SMP | |
406 | orr r0, r0, #PJ4B_SMP_CFB | |
407 | #endif | |
408 | orr r0, r0, #PJ4B_L1_PAR_CHK | |
409 | orr r0, r0, #PJ4B_BROADCAST_CACHE | |
410 | mcr p15, 1, r0, c15, c2, 0 | |
411 | ||
412 | /* Auxiliary Debug Modes Control 0 Register */ | |
413 | mrc p15, 1, r0, c15, c1, 0 | |
414 | orr r0, r0, #PJ4B_WFI_WFE | |
415 | mcr p15, 1, r0, c15, c1, 0 | |
416 | ||
417 | #endif /* CONFIG_CPU_PJ4B */ | |
418 | ||
14eff181 | 419 | __v7_setup: |
b563d064 NP |
420 | adr r0, __v7_setup_stack_ptr |
421 | ldr r12, [r0] | |
422 | add r12, r12, r0 @ the local stack | |
423 | stmia r12, {r1-r6, lr} @ v7_invalidate_l1 touches r0-r6 | |
02b4e275 | 424 | bl v7_invalidate_l1 |
b563d064 | 425 | ldmia r12, {r1-r6, lr} |
1946d6ef | 426 | |
bac51ad9 | 427 | __v7_setup_cont: |
c76f238e RK |
428 | and r0, r9, #0xff000000 @ ARM? |
429 | teq r0, #0x41000000 | |
17e7bf86 | 430 | bne __errata_finish |
44194968 RK |
431 | and r3, r9, #0x00f00000 @ variant |
432 | and r6, r9, #0x0000000f @ revision | |
b2c3e38a | 433 | orr r6, r6, r3, lsr #20-4 @ combine variant and revision |
44194968 | 434 | ubfx r0, r9, #4, #12 @ primary part number |
1946d6ef | 435 | |
6491848d WD |
436 | /* Cortex-A8 Errata */ |
437 | ldr r10, =0x00000c08 @ Cortex-A8 primary part number | |
438 | teq r0, r10 | |
17e7bf86 | 439 | beq __ca8_errata |
9f05027c WD |
440 | |
441 | /* Cortex-A9 Errata */ | |
17e7bf86 | 442 | ldr r10, =0x00000c09 @ Cortex-A9 primary part number |
9f05027c | 443 | teq r0, r10 |
17e7bf86 | 444 | beq __ca9_errata |
1946d6ef | 445 | |
84b6504f | 446 | /* Cortex-A15 Errata */ |
17e7bf86 | 447 | ldr r10, =0x00000c0f @ Cortex-A15 primary part number |
84b6504f | 448 | teq r0, r10 |
17e7bf86 | 449 | beq __ca15_errata |
84b6504f | 450 | |
17e7bf86 RK |
451 | __errata_finish: |
452 | mov r10, #0 | |
bbe88886 | 453 | mcr p15, 0, r10, c7, c5, 0 @ I+BTB cache invalidate |
2eb8c82b | 454 | #ifdef CONFIG_MMU |
bbe88886 | 455 | mcr p15, 0, r10, c8, c7, 0 @ invalidate I + D TLBs |
b2c3e38a RK |
456 | v7_ttb_setup r10, r4, r5, r8, r3 @ TTBCR, TTBRx setup |
457 | ldr r3, =PRRR @ PRRR | |
f6b0fa02 | 458 | ldr r6, =NMRR @ NMRR |
b2c3e38a | 459 | mcr p15, 0, r3, c10, c2, 0 @ write PRRR |
3f69c0c1 | 460 | mcr p15, 0, r6, c10, c2, 1 @ write NMRR |
078c0454 | 461 | #endif |
bae0ca2b | 462 | dsb @ Complete invalidations |
078c0454 JA |
463 | #ifndef CONFIG_ARM_THUMBEE |
464 | mrc p15, 0, r0, c0, c1, 0 @ read ID_PFR0 for ThumbEE | |
465 | and r0, r0, #(0xf << 12) @ ThumbEE enabled field | |
466 | teq r0, #(1 << 12) @ check if ThumbEE is present | |
467 | bne 1f | |
b2c3e38a RK |
468 | mov r3, #0 |
469 | mcr p14, 6, r3, c1, c0, 0 @ Initialize TEEHBR to 0 | |
078c0454 JA |
470 | mrc p14, 6, r0, c0, c0, 0 @ load TEECR |
471 | orr r0, r0, #1 @ set the 1st bit in order to | |
472 | mcr p14, 6, r0, c0, c0, 0 @ stop userspace TEEHBR access | |
473 | 1: | |
bdaaaec3 | 474 | #endif |
b2c3e38a RK |
475 | adr r3, v7_crval |
476 | ldmia r3, {r3, r6} | |
457c2403 | 477 | ARM_BE8(orr r6, r6, #1 << 25) @ big-endian page tables |
64d2dc38 | 478 | #ifdef CONFIG_SWP_EMULATE |
b2c3e38a | 479 | orr r3, r3, #(1 << 10) @ set SW bit in "clear" |
64d2dc38 | 480 | bic r6, r6, #(1 << 10) @ clear it in "mmuset" |
26584853 | 481 | #endif |
2eb8c82b | 482 | mrc p15, 0, r0, c1, c0, 0 @ read control register |
b2c3e38a | 483 | bic r0, r0, r3 @ clear bits them |
2eb8c82b | 484 | orr r0, r0, r6 @ set them |
347c8b70 | 485 | THUMB( orr r0, r0, #1 << 30 ) @ Thumb exceptions |
6ebbf2ce | 486 | ret lr @ return to head.S:__ret |
b563d064 NP |
487 | |
488 | .align 2 | |
489 | __v7_setup_stack_ptr: | |
8ff97fa3 | 490 | .word PHYS_RELATIVE(__v7_setup_stack, .) |
93ed3970 | 491 | ENDPROC(__v7_setup) |
bbe88886 | 492 | |
b563d064 | 493 | .bss |
8d2cd3a3 | 494 | .align 2 |
bbe88886 | 495 | __v7_setup_stack: |
b563d064 | 496 | .space 4 * 7 @ 7 registers |
bbe88886 | 497 | |
5085f3ff RK |
498 | __INITDATA |
499 | ||
78a8f3c3 DM |
500 | @ define struct processor (see <asm/proc-fns.h> and proc-macros.S) |
501 | define_processor_functions v7, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 | |
a6d74678 RK |
502 | #ifndef CONFIG_ARM_LPAE |
503 | define_processor_functions ca8, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 | |
ddd0c530 | 504 | define_processor_functions ca9mp, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 |
a6d74678 | 505 | #endif |
3e0a07f8 GC |
506 | #ifdef CONFIG_CPU_PJ4B |
507 | define_processor_functions pj4b, dabort=v7_early_abort, pabort=v7_pabort, suspend=1 | |
508 | #endif | |
bbe88886 | 509 | |
5085f3ff RK |
510 | .section ".rodata" |
511 | ||
78a8f3c3 DM |
512 | string cpu_arch_name, "armv7" |
513 | string cpu_elf_name, "v7" | |
bbe88886 CM |
514 | .align |
515 | ||
bf35706f | 516 | .section ".proc.info.init", #alloc |
bbe88886 | 517 | |
dc939cd8 PM |
518 | /* |
519 | * Standard v7 proc info content | |
520 | */ | |
bf35706f | 521 | .macro __v7_proc name, initfunc, mm_mmuflags = 0, io_mmuflags = 0, hwcaps = 0, proc_fns = v7_processor_functions |
dc939cd8 | 522 | ALT_SMP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \ |
1b6ba46b | 523 | PMD_SECT_AF | PMD_FLAGS_SMP | \mm_mmuflags) |
dc939cd8 | 524 | ALT_UP(.long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \ |
1b6ba46b CM |
525 | PMD_SECT_AF | PMD_FLAGS_UP | \mm_mmuflags) |
526 | .long PMD_TYPE_SECT | PMD_SECT_AP_WRITE | \ | |
527 | PMD_SECT_AP_READ | PMD_SECT_AF | \io_mmuflags | |
bf35706f | 528 | initfn \initfunc, \name |
14eff181 DW |
529 | .long cpu_arch_name |
530 | .long cpu_elf_name | |
dc939cd8 PM |
531 | .long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_FAST_MULT | \ |
532 | HWCAP_EDSP | HWCAP_TLS | \hwcaps | |
14eff181 | 533 | .long cpu_v7_name |
3e0a07f8 | 534 | .long \proc_fns |
14eff181 DW |
535 | .long v7wbi_tlb_fns |
536 | .long v6_user_fns | |
537 | .long v7_cache_fns | |
dc939cd8 PM |
538 | .endm |
539 | ||
1b6ba46b | 540 | #ifndef CONFIG_ARM_LPAE |
15eb169b PM |
541 | /* |
542 | * ARM Ltd. Cortex A5 processor. | |
543 | */ | |
544 | .type __v7_ca5mp_proc_info, #object | |
545 | __v7_ca5mp_proc_info: | |
546 | .long 0x410fc050 | |
547 | .long 0xff0ffff0 | |
bf35706f | 548 | __v7_proc __v7_ca5mp_proc_info, __v7_ca5mp_setup |
15eb169b PM |
549 | .size __v7_ca5mp_proc_info, . - __v7_ca5mp_proc_info |
550 | ||
dc939cd8 PM |
551 | /* |
552 | * ARM Ltd. Cortex A9 processor. | |
553 | */ | |
554 | .type __v7_ca9mp_proc_info, #object | |
555 | __v7_ca9mp_proc_info: | |
556 | .long 0x410fc090 | |
557 | .long 0xff0ffff0 | |
bf35706f | 558 | __v7_proc __v7_ca9mp_proc_info, __v7_ca9mp_setup, proc_fns = ca9mp_processor_functions |
14eff181 | 559 | .size __v7_ca9mp_proc_info, . - __v7_ca9mp_proc_info |
de490193 | 560 | |
a6d74678 RK |
561 | /* |
562 | * ARM Ltd. Cortex A8 processor. | |
563 | */ | |
564 | .type __v7_ca8_proc_info, #object | |
565 | __v7_ca8_proc_info: | |
566 | .long 0x410fc080 | |
567 | .long 0xff0ffff0 | |
568 | __v7_proc __v7_ca8_proc_info, __v7_setup, proc_fns = ca8_processor_functions | |
569 | .size __v7_ca8_proc_info, . - __v7_ca8_proc_info | |
570 | ||
b361d61d GC |
571 | #endif /* CONFIG_ARM_LPAE */ |
572 | ||
de490193 GC |
573 | /* |
574 | * Marvell PJ4B processor. | |
575 | */ | |
3e0a07f8 | 576 | #ifdef CONFIG_CPU_PJ4B |
de490193 GC |
577 | .type __v7_pj4b_proc_info, #object |
578 | __v7_pj4b_proc_info: | |
049be070 GC |
579 | .long 0x560f5800 |
580 | .long 0xff0fff00 | |
bf35706f | 581 | __v7_proc __v7_pj4b_proc_info, __v7_pj4b_setup, proc_fns = pj4b_processor_functions |
de490193 | 582 | .size __v7_pj4b_proc_info, . - __v7_pj4b_proc_info |
3e0a07f8 | 583 | #endif |
14eff181 | 584 | |
c90ad5c9 JA |
585 | /* |
586 | * ARM Ltd. Cortex R7 processor. | |
587 | */ | |
588 | .type __v7_cr7mp_proc_info, #object | |
589 | __v7_cr7mp_proc_info: | |
590 | .long 0x410fc170 | |
591 | .long 0xff0ffff0 | |
bf35706f | 592 | __v7_proc __v7_cr7mp_proc_info, __v7_cr7mp_setup |
c90ad5c9 JA |
593 | .size __v7_cr7mp_proc_info, . - __v7_cr7mp_proc_info |
594 | ||
868dbf90 WD |
595 | /* |
596 | * ARM Ltd. Cortex A7 processor. | |
597 | */ | |
598 | .type __v7_ca7mp_proc_info, #object | |
599 | __v7_ca7mp_proc_info: | |
600 | .long 0x410fc070 | |
601 | .long 0xff0ffff0 | |
bf35706f | 602 | __v7_proc __v7_ca7mp_proc_info, __v7_ca7mp_setup |
868dbf90 WD |
603 | .size __v7_ca7mp_proc_info, . - __v7_ca7mp_proc_info |
604 | ||
ddb2ff73 JA |
605 | /* |
606 | * ARM Ltd. Cortex A12 processor. | |
607 | */ | |
608 | .type __v7_ca12mp_proc_info, #object | |
609 | __v7_ca12mp_proc_info: | |
610 | .long 0x410fc0d0 | |
611 | .long 0xff0ffff0 | |
bf35706f | 612 | __v7_proc __v7_ca12mp_proc_info, __v7_ca12mp_setup |
ddb2ff73 JA |
613 | .size __v7_ca12mp_proc_info, . - __v7_ca12mp_proc_info |
614 | ||
7665d9d2 WD |
615 | /* |
616 | * ARM Ltd. Cortex A15 processor. | |
617 | */ | |
618 | .type __v7_ca15mp_proc_info, #object | |
619 | __v7_ca15mp_proc_info: | |
620 | .long 0x410fc0f0 | |
621 | .long 0xff0ffff0 | |
bf35706f | 622 | __v7_proc __v7_ca15mp_proc_info, __v7_ca15mp_setup |
7665d9d2 WD |
623 | .size __v7_ca15mp_proc_info, . - __v7_ca15mp_proc_info |
624 | ||
c51e78ed MC |
625 | /* |
626 | * Broadcom Corporation Brahma-B15 processor. | |
627 | */ | |
628 | .type __v7_b15mp_proc_info, #object | |
629 | __v7_b15mp_proc_info: | |
630 | .long 0x420f00f0 | |
631 | .long 0xff0ffff0 | |
bf35706f | 632 | __v7_proc __v7_b15mp_proc_info, __v7_b15mp_setup |
c51e78ed MC |
633 | .size __v7_b15mp_proc_info, . - __v7_b15mp_proc_info |
634 | ||
cd000cf6 WD |
635 | /* |
636 | * ARM Ltd. Cortex A17 processor. | |
637 | */ | |
638 | .type __v7_ca17mp_proc_info, #object | |
639 | __v7_ca17mp_proc_info: | |
640 | .long 0x410fc0e0 | |
641 | .long 0xff0ffff0 | |
bf35706f | 642 | __v7_proc __v7_ca17mp_proc_info, __v7_ca17mp_setup |
cd000cf6 WD |
643 | .size __v7_ca17mp_proc_info, . - __v7_ca17mp_proc_info |
644 | ||
120ecfaf SM |
645 | /* |
646 | * Qualcomm Inc. Krait processors. | |
647 | */ | |
648 | .type __krait_proc_info, #object | |
649 | __krait_proc_info: | |
650 | .long 0x510f0400 @ Required ID value | |
651 | .long 0xff0ffc00 @ Mask for ID | |
652 | /* | |
653 | * Some Krait processors don't indicate support for SDIV and UDIV | |
654 | * instructions in the ARM instruction set, even though they actually | |
6f0f2a9f SB |
655 | * do support them. They also don't indicate support for fused multiply |
656 | * instructions even though they actually do support them. | |
120ecfaf | 657 | */ |
bf35706f | 658 | __v7_proc __krait_proc_info, __v7_setup, hwcaps = HWCAP_IDIV | HWCAP_VFPv4 |
120ecfaf SM |
659 | .size __krait_proc_info, . - __krait_proc_info |
660 | ||
bbe88886 CM |
661 | /* |
662 | * Match any ARMv7 processor core. | |
663 | */ | |
664 | .type __v7_proc_info, #object | |
665 | __v7_proc_info: | |
666 | .long 0x000f0000 @ Required ID value | |
667 | .long 0x000f0000 @ Mask for ID | |
bf35706f | 668 | __v7_proc __v7_proc_info, __v7_setup |
bbe88886 | 669 | .size __v7_proc_info, . - __v7_proc_info |