Merge branch 'stable/for-linus-4.5' of git://git.kernel.org/pub/scm/linux/kernel...
[deliverable/linux.git] / arch / arm / plat-omap / Kconfig
CommitLineData
52aaac5a
TL
1config ARCH_OMAP
2 bool
3
5e1c5ff4
TL
4if ARCH_OMAP
5
4a54db61 6menu "TI OMAP Common Features"
5e1c5ff4
TL
7
8config ARCH_OMAP_OTG
9 bool
10
5e1c5ff4
TL
11comment "OMAP Feature Selections"
12
f6049312 13config OMAP_DEBUG_DEVICES
994c84ea
DB
14 bool
15 help
f6049312
DB
16 For debug cards on TI reference boards.
17
18config OMAP_DEBUG_LEDS
dafbeadf 19 def_bool y if NEW_LEDS
f6049312 20 depends on OMAP_DEBUG_DEVICES
b1b3f49c 21 select LEDS_CLASS
994c84ea 22
7fb149ff
JP
23config POWER_AVS_OMAP
24 bool "AVS(Adaptive Voltage Scaling) support for OMAP IP versions 1&2"
21ff63ad 25 depends on POWER_AVS && (ARCH_OMAP3 || ARCH_OMAP4) && PM
70071ff9 26 select POWER_SUPPLY
984aa6db 27 help
21ff63ad
JP
28 Say Y to enable AVS(Adaptive Voltage Scaling)
29 support on OMAP containing the version 1 or
7fb149ff
JP
30 version 2 of the SmartReflex IP.
31 V1 is the 65nm version used in OMAP3430.
32 V2 is the update for the 45nm version of the IP used in OMAP3630
33 and OMAP4430
984aa6db
TG
34
35 Please note, that by default SmartReflex is only
7fb149ff
JP
36 initialized and not enabled. To enable the automatic voltage
37 compensation for vdd mpu and vdd core from user space,
984aa6db 38 user must write 1 to
7fb149ff
JP
39 /debug/smartreflex/sr_<X>/autocomp,
40 where X is mpu_iva or core for OMAP3.
19f52522 41 Optionally autocompensation can be enabled in the kernel
984aa6db
TG
42 by default during system init via the enable_on_init flag
43 which an be passed as platform data to the smartreflex driver.
44
7fb149ff 45config POWER_AVS_OMAP_CLASS3
fa765823 46 bool "Class 3 mode of Smartreflex Implementation"
7fb149ff 47 depends on POWER_AVS_OMAP && TWL4030_CORE
fa765823
TG
48 help
49 Say Y to enable Class 3 implementation of Smartreflex
50
51 Class 3 implementation of Smartreflex employs continuous hardware
52 voltage calibration.
53
bb13b5fd
TL
54config OMAP_RESET_CLOCKS
55 bool "Reset unused clocks during boot"
56 depends on ARCH_OMAP
bb13b5fd
TL
57 help
58 Say Y if you want to reset unused clocks during boot.
59 This option saves power, but assumes all drivers are
60 using the clock framework. Broken drivers that do not
61 yet use clock framework may not work with this option.
62 If you are booting from another operating system, you
63 probably do not want this option enabled until your
64 device drivers work properly.
65
5e1c5ff4
TL
66config OMAP_MUX
67 bool "OMAP multiplexing support"
33903eb5 68 depends on ARCH_OMAP
5e1c5ff4 69 default y
33903eb5
PW
70 help
71 Pin multiplexing support for OMAP boards. If your bootloader
72 sets the multiplexing correctly, say N. Otherwise, or if unsure,
73 say Y.
5e1c5ff4
TL
74
75config OMAP_MUX_DEBUG
76 bool "Multiplexing debug output"
33903eb5
PW
77 depends on OMAP_MUX
78 help
79 Makes the multiplexing functions print out a lot of debug info.
80 This is useful if you want to find out the correct values of the
81 multiplexing registers.
5e1c5ff4
TL
82
83config OMAP_MUX_WARNINGS
84 bool "Warn about pins the bootloader didn't set up"
33903eb5
PW
85 depends on OMAP_MUX
86 default y
87 help
5e1c5ff4 88 Choose Y here to warn whenever driver initialization logic needs
33903eb5 89 to change the pin multiplexing setup. When there are no warnings
5e1c5ff4
TL
90 printed, it's safe to deselect OMAP_MUX for your product.
91
5e1c5ff4
TL
92config OMAP_MPU_TIMER
93 bool "Use mpu timer"
05b5ca9b 94 depends on ARCH_OMAP1
5e1c5ff4
TL
95 help
96 Select this option if you want to use the OMAP mpu timer. This
97 timer provides more intra-tick resolution than the 32KHz timer,
98 but consumes more power.
99
100config OMAP_32K_TIMER
101 bool "Use 32KHz timer"
140455fa 102 depends on ARCH_OMAP16XX || ARCH_OMAP2PLUS
05b5ca9b 103 default y if (ARCH_OMAP16XX || ARCH_OMAP2PLUS)
5e1c5ff4
TL
104 help
105 Select this option if you want to enable the OMAP 32KHz timer.
106 This timer saves power compared to the OMAP_MPU_TIMER, and has
107 support for no tick during idle. The 32KHz timer provides less
108 intra-tick resolution than OMAP_MPU_TIMER. The 32KHz timer is
8dd21c93 109 currently only available for OMAP16XX, 24XX, 34XX, OMAP4/5 and DRA7XX.
5e1c5ff4 110
6f80b3bb
IG
111 On OMAP2PLUS this value is only used for CONFIG_HZ and
112 CLOCK_TICK_RATE compile time calculation.
113 The actual timer selection is done in the board file
114 through the (DT_)MACHINE_START structure.
115
116
79dcfdd4
TK
117config OMAP3_L2_AUX_SECURE_SAVE_RESTORE
118 bool "OMAP3 HS/EMU save and restore for L2 AUX control register"
119 depends on ARCH_OMAP3 && PM
120 default n
121 help
122 Without this option, L2 Auxiliary control register contents are
123 lost during off-mode entry on HS/EMU devices. This feature
124 requires support from PPA / boot-loader in HS/EMU devices, which
125 currently does not exist by default.
126
127config OMAP3_L2_AUX_SECURE_SERVICE_SET_ID
128 int "Service ID for the support routine to set L2 AUX control"
129 depends on OMAP3_L2_AUX_SECURE_SAVE_RESTORE
130 default 43
131 help
132 PPA routine service ID for setting L2 auxiliary control register.
133
92105bb7
TL
134config OMAP_DM_TIMER
135 bool "Use dual-mode timer"
140455fa 136 depends on ARCH_OMAP16XX || ARCH_OMAP2PLUS
92105bb7
TL
137 help
138 Select this option if you want to use OMAP Dual-Mode timers.
139
92105bb7
TL
140config OMAP_SERIAL_WAKE
141 bool "Enable wake-up events for serial ports"
8bd22949 142 depends on ARCH_OMAP1 && OMAP_MUX
92105bb7
TL
143 default y
144 help
145 Select this option if you want to have your system wake up
146 to data on the serial RX line. This allows you to wake the
147 system from serial console.
148
c0407a96
PW
149choice
150 prompt "OMAP PM layer selection"
151 depends on ARCH_OMAP
152 default OMAP_PM_NOOP
153
c0407a96
PW
154config OMAP_PM_NOOP
155 bool "No-op/debug PM layer"
156
157endchoice
158
5e1c5ff4
TL
159endmenu
160
161endif
This page took 0.711979 seconds and 5 git commands to generate.