Merge branch 'for_linus' of git://git.kernel.org/pub/scm/linux/kernel/git/jack/linux...
[deliverable/linux.git] / arch / arm / plat-omap / common.c
CommitLineData
5e1c5ff4
TL
1/*
2 * linux/arch/arm/plat-omap/common.c
3 *
4 * Code common to all OMAP machines.
44169075
SS
5 * The file is created by Tony Lindgren <tony@atomide.com>
6 *
7 * Copyright (C) 2009 Texas Instruments
8 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
5e1c5ff4
TL
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
5e1c5ff4
TL
14#include <linux/module.h>
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/delay.h>
5e1c5ff4
TL
18#include <linux/console.h>
19#include <linux/serial.h>
20#include <linux/tty.h>
21#include <linux/serial_8250.h>
22#include <linux/serial_reg.h>
f8ce2547 23#include <linux/clk.h>
fced80c7 24#include <linux/io.h>
5e1c5ff4 25
a09e64fb 26#include <mach/hardware.h>
5e1c5ff4
TL
27#include <asm/system.h>
28#include <asm/pgtable.h>
29#include <asm/mach/map.h>
92105bb7 30#include <asm/setup.h>
5e1c5ff4 31
a09e64fb
RK
32#include <mach/common.h>
33#include <mach/board.h>
34#include <mach/control.h>
35#include <mach/mux.h>
36#include <mach/fpga.h>
5e1c5ff4 37
a09e64fb 38#include <mach/clock.h>
5e1c5ff4 39
44595982
PW
40#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
41# include "../mach-omap2/sdrc.h"
42#endif
43
5e1c5ff4
TL
44#define NO_LENGTH_CHECK 0xffffffff
45
92105bb7
TL
46unsigned char omap_bootloader_tag[512];
47int omap_bootloader_tag_len;
5e1c5ff4
TL
48
49struct omap_board_config_kernel *omap_board_config;
92105bb7 50int omap_board_config_size;
5e1c5ff4
TL
51
52static const void *get_config(u16 tag, size_t len, int skip, size_t *len_out)
53{
54 struct omap_board_config_kernel *kinfo = NULL;
55 int i;
56
57#ifdef CONFIG_OMAP_BOOT_TAG
58 struct omap_board_config_entry *info = NULL;
59
60 if (omap_bootloader_tag_len > 4)
61 info = (struct omap_board_config_entry *) omap_bootloader_tag;
62 while (info != NULL) {
63 u8 *next;
64
65 if (info->tag == tag) {
66 if (skip == 0)
67 break;
68 skip--;
69 }
70
71 if ((info->len & 0x03) != 0) {
72 /* We bail out to avoid an alignment fault */
73 printk(KERN_ERR "OMAP peripheral config: Length (%d) not word-aligned (tag %04x)\n",
74 info->len, info->tag);
75 return NULL;
76 }
77 next = (u8 *) info + sizeof(*info) + info->len;
78 if (next >= omap_bootloader_tag + omap_bootloader_tag_len)
79 info = NULL;
80 else
81 info = (struct omap_board_config_entry *) next;
82 }
83 if (info != NULL) {
84 /* Check the length as a lame attempt to check for
6cbdc8c5 85 * binary inconsistency. */
5e1c5ff4
TL
86 if (len != NO_LENGTH_CHECK) {
87 /* Word-align len */
88 if (len & 0x03)
89 len = (len + 3) & ~0x03;
90 if (info->len != len) {
91 printk(KERN_ERR "OMAP peripheral config: Length mismatch with tag %x (want %d, got %d)\n",
92 tag, len, info->len);
93 return NULL;
94 }
95 }
96 if (len_out != NULL)
97 *len_out = info->len;
98 return info->data;
99 }
100#endif
101 /* Try to find the config from the board-specific structures
102 * in the kernel. */
103 for (i = 0; i < omap_board_config_size; i++) {
104 if (omap_board_config[i].tag == tag) {
c40fae95
TL
105 if (skip == 0) {
106 kinfo = &omap_board_config[i];
107 break;
108 } else {
109 skip--;
110 }
5e1c5ff4
TL
111 }
112 }
113 if (kinfo == NULL)
114 return NULL;
115 return kinfo->data;
116}
117
118const void *__omap_get_config(u16 tag, size_t len, int nr)
119{
120 return get_config(tag, len, nr, NULL);
121}
122EXPORT_SYMBOL(__omap_get_config);
123
124const void *omap_get_var_config(u16 tag, size_t *len)
125{
126 return get_config(tag, NO_LENGTH_CHECK, 0, len);
127}
128EXPORT_SYMBOL(omap_get_var_config);
129
130static int __init omap_add_serial_console(void)
131{
1a8bfa1e
TL
132 const struct omap_serial_console_config *con_info;
133 const struct omap_uart_config *uart_info;
134 static char speed[11], *opt = NULL;
135 int line, i, uart_idx;
136
137 uart_info = omap_get_config(OMAP_TAG_UART, struct omap_uart_config);
138 con_info = omap_get_config(OMAP_TAG_SERIAL_CONSOLE,
139 struct omap_serial_console_config);
140 if (uart_info == NULL || con_info == NULL)
141 return 0;
142
143 if (con_info->console_uart == 0)
144 return 0;
145
146 if (con_info->console_speed) {
147 snprintf(speed, sizeof(speed), "%u", con_info->console_speed);
148 opt = speed;
149 }
5e1c5ff4 150
1a8bfa1e
TL
151 uart_idx = con_info->console_uart - 1;
152 if (uart_idx >= OMAP_MAX_NR_PORTS) {
153 printk(KERN_INFO "Console: external UART#%d. "
154 "Not adding it as console this time.\n",
155 uart_idx + 1);
156 return 0;
157 }
158 if (!(uart_info->enabled_uarts & (1 << uart_idx))) {
159 printk(KERN_ERR "Console: Selected UART#%d is "
160 "not enabled for this platform\n",
161 uart_idx + 1);
162 return -1;
163 }
164 line = 0;
165 for (i = 0; i < uart_idx; i++) {
166 if (uart_info->enabled_uarts & (1 << i))
167 line++;
5e1c5ff4 168 }
1a8bfa1e 169 return add_preferred_console("ttyS", line, opt);
5e1c5ff4
TL
170}
171console_initcall(omap_add_serial_console);
075192ae
KH
172
173
174/*
175 * 32KHz clocksource ... always available, on pretty most chips except
176 * OMAP 730 and 1510. Other timers could be used as clocksources, with
177 * higher resolution in free-running counter modes (e.g. 12 MHz xtal),
178 * but systems won't necessarily want to spend resources that way.
179 */
180
a4ab0d83 181#define OMAP16XX_TIMER_32K_SYNCHRONIZED 0xfffbc410
075192ae 182
a4ab0d83 183#if !(defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP15XX))
075192ae
KH
184
185#include <linux/clocksource.h>
186
a4ab0d83
TL
187#ifdef CONFIG_ARCH_OMAP16XX
188static cycle_t omap16xx_32k_read(struct clocksource *cs)
189{
190 return omap_readl(OMAP16XX_TIMER_32K_SYNCHRONIZED);
191}
192#else
193#define omap16xx_32k_read NULL
194#endif
195
196#ifdef CONFIG_ARCH_OMAP2420
197static cycle_t omap2420_32k_read(struct clocksource *cs)
198{
199 return omap_readl(OMAP2420_32KSYNCT_BASE + 0x10);
200}
201#else
202#define omap2420_32k_read NULL
203#endif
204
205#ifdef CONFIG_ARCH_OMAP2430
206static cycle_t omap2430_32k_read(struct clocksource *cs)
207{
208 return omap_readl(OMAP2430_32KSYNCT_BASE + 0x10);
209}
210#else
211#define omap2430_32k_read NULL
212#endif
213
214#ifdef CONFIG_ARCH_OMAP34XX
215static cycle_t omap34xx_32k_read(struct clocksource *cs)
075192ae 216{
a4ab0d83
TL
217 return omap_readl(OMAP3430_32KSYNCT_BASE + 0x10);
218}
219#else
220#define omap34xx_32k_read NULL
221#endif
222
44169075
SS
223#ifdef CONFIG_ARCH_OMAP4
224static cycle_t omap44xx_32k_read(struct clocksource *cs)
225{
226 return omap_readl(OMAP4430_32KSYNCT_BASE + 0x10);
227}
228#else
229#define omap44xx_32k_read NULL
230#endif
231
a4ab0d83
TL
232/*
233 * Kernel assumes that sched_clock can be called early but may not have
234 * things ready yet.
235 */
236static cycle_t omap_32k_read_dummy(struct clocksource *cs)
237{
238 return 0;
075192ae
KH
239}
240
241static struct clocksource clocksource_32k = {
242 .name = "32k_counter",
243 .rating = 250,
a4ab0d83 244 .read = omap_32k_read_dummy,
075192ae
KH
245 .mask = CLOCKSOURCE_MASK(32),
246 .shift = 10,
247 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
248};
249
f258b0c6
KH
250/*
251 * Returns current time from boot in nsecs. It's OK for this to wrap
252 * around for now, as it's just a relative time stamp.
253 */
254unsigned long long sched_clock(void)
255{
0a544198
MS
256 return clocksource_cyc2ns(clocksource_32k.read(&clocksource_32k),
257 clocksource_32k.mult, clocksource_32k.shift);
f258b0c6
KH
258}
259
075192ae
KH
260static int __init omap_init_clocksource_32k(void)
261{
262 static char err[] __initdata = KERN_ERR
263 "%s: can't register clocksource!\n";
264
44595982
PW
265 if (cpu_is_omap16xx() || cpu_class_is_omap2()) {
266 struct clk *sync_32k_ick;
267
a4ab0d83
TL
268 if (cpu_is_omap16xx())
269 clocksource_32k.read = omap16xx_32k_read;
270 else if (cpu_is_omap2420())
271 clocksource_32k.read = omap2420_32k_read;
272 else if (cpu_is_omap2430())
273 clocksource_32k.read = omap2430_32k_read;
274 else if (cpu_is_omap34xx())
275 clocksource_32k.read = omap34xx_32k_read;
44169075
SS
276 else if (cpu_is_omap44xx())
277 clocksource_32k.read = omap44xx_32k_read;
a4ab0d83
TL
278 else
279 return -ENODEV;
280
44595982
PW
281 sync_32k_ick = clk_get(NULL, "omap_32ksync_ick");
282 if (sync_32k_ick)
283 clk_enable(sync_32k_ick);
284
075192ae
KH
285 clocksource_32k.mult = clocksource_hz2mult(32768,
286 clocksource_32k.shift);
287
288 if (clocksource_register(&clocksource_32k))
289 printk(err, clocksource_32k.name);
290 }
291 return 0;
292}
293arch_initcall(omap_init_clocksource_32k);
294
a4ab0d83 295#endif /* !(defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP15XX)) */
44595982
PW
296
297/* Global address base setup code */
298
a58caad1
TL
299#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
300
8f9ccfee 301static void __init __omap2_set_globals(struct omap_globals *omap2_globals)
a58caad1 302{
0e564848 303 omap2_set_globals_tap(omap2_globals);
f2ab9977 304 omap2_set_globals_sdrc(omap2_globals);
a58caad1
TL
305 omap2_set_globals_control(omap2_globals);
306 omap2_set_globals_prcm(omap2_globals);
307}
308
309#endif
310
44595982 311#if defined(CONFIG_ARCH_OMAP2420)
a58caad1
TL
312
313static struct omap_globals omap242x_globals = {
0e564848 314 .class = OMAP242X_CLASS,
e8a91c95
RK
315 .tap = OMAP2_IO_ADDRESS(0x48014000),
316 .sdrc = OMAP2_IO_ADDRESS(OMAP2420_SDRC_BASE),
317 .sms = OMAP2_IO_ADDRESS(OMAP2420_SMS_BASE),
318 .ctrl = OMAP2_IO_ADDRESS(OMAP2420_CTRL_BASE),
319 .prm = OMAP2_IO_ADDRESS(OMAP2420_PRM_BASE),
320 .cm = OMAP2_IO_ADDRESS(OMAP2420_CM_BASE),
a58caad1
TL
321};
322
44595982
PW
323void __init omap2_set_globals_242x(void)
324{
8f9ccfee 325 __omap2_set_globals(&omap242x_globals);
44595982
PW
326}
327#endif
328
329#if defined(CONFIG_ARCH_OMAP2430)
a58caad1
TL
330
331static struct omap_globals omap243x_globals = {
0e564848 332 .class = OMAP243X_CLASS,
e8a91c95
RK
333 .tap = OMAP2_IO_ADDRESS(0x4900a000),
334 .sdrc = OMAP2_IO_ADDRESS(OMAP243X_SDRC_BASE),
335 .sms = OMAP2_IO_ADDRESS(OMAP243X_SMS_BASE),
336 .ctrl = OMAP2_IO_ADDRESS(OMAP243X_CTRL_BASE),
337 .prm = OMAP2_IO_ADDRESS(OMAP2430_PRM_BASE),
338 .cm = OMAP2_IO_ADDRESS(OMAP2430_CM_BASE),
a58caad1
TL
339};
340
44595982
PW
341void __init omap2_set_globals_243x(void)
342{
8f9ccfee 343 __omap2_set_globals(&omap243x_globals);
44595982
PW
344}
345#endif
346
347#if defined(CONFIG_ARCH_OMAP3430)
a58caad1
TL
348
349static struct omap_globals omap343x_globals = {
0e564848 350 .class = OMAP343X_CLASS,
e8a91c95
RK
351 .tap = OMAP2_IO_ADDRESS(0x4830A000),
352 .sdrc = OMAP2_IO_ADDRESS(OMAP343X_SDRC_BASE),
353 .sms = OMAP2_IO_ADDRESS(OMAP343X_SMS_BASE),
354 .ctrl = OMAP2_IO_ADDRESS(OMAP343X_CTRL_BASE),
355 .prm = OMAP2_IO_ADDRESS(OMAP3430_PRM_BASE),
356 .cm = OMAP2_IO_ADDRESS(OMAP3430_CM_BASE),
a58caad1
TL
357};
358
44595982
PW
359void __init omap2_set_globals_343x(void)
360{
8f9ccfee 361 __omap2_set_globals(&omap343x_globals);
44595982
PW
362}
363#endif
364
44169075
SS
365#if defined(CONFIG_ARCH_OMAP4)
366static struct omap_globals omap4_globals = {
367 .class = OMAP443X_CLASS,
368 .tap = OMAP2_IO_ADDRESS(0x4830a000),
369 .ctrl = OMAP2_IO_ADDRESS(OMAP443X_CTRL_BASE),
370 .prm = OMAP2_IO_ADDRESS(OMAP4430_PRM_BASE),
371 .cm = OMAP2_IO_ADDRESS(OMAP4430_CM_BASE),
372};
373
374void __init omap2_set_globals_443x(void)
375{
376 omap2_set_globals_tap(&omap4_globals);
377 omap2_set_globals_control(&omap4_globals);
378}
379#endif
380
This page took 0.350622 seconds and 5 git commands to generate.