Commit | Line | Data |
---|---|---|
92105bb7 TL |
1 | /* |
2 | * linux/arch/arm/plat-omap/sram.c | |
3 | * | |
4 | * OMAP SRAM detection and management | |
5 | * | |
6 | * Copyright (C) 2005 Nokia Corporation | |
7 | * Written by Tony Lindgren <tony@atomide.com> | |
8 | * | |
05e152c7 S |
9 | * Copyright (C) 2009-2012 Texas Instruments |
10 | * Added OMAP4/5 support - Santosh Shilimkar <santosh.shilimkar@ti.com> | |
44169075 | 11 | * |
92105bb7 TL |
12 | * This program is free software; you can redistribute it and/or modify |
13 | * it under the terms of the GNU General Public License version 2 as | |
14 | * published by the Free Software Foundation. | |
15 | */ | |
c2d43e39 | 16 | #undef DEBUG |
92105bb7 | 17 | |
92105bb7 TL |
18 | #include <linux/module.h> |
19 | #include <linux/kernel.h> | |
20 | #include <linux/init.h> | |
fced80c7 | 21 | #include <linux/io.h> |
92105bb7 | 22 | |
53d9cc73 | 23 | #include <asm/tlb.h> |
92105bb7 TL |
24 | #include <asm/cacheflush.h> |
25 | ||
670c104a TL |
26 | #include <asm/mach/map.h> |
27 | ||
ce491cf8 | 28 | #include <plat/sram.h> |
ce491cf8 | 29 | #include <plat/cpu.h> |
1a8bfa1e | 30 | |
b0a330dc | 31 | #include "sram.h" |
59fb659b | 32 | |
ee0839c2 TL |
33 | /* XXX These "sideways" includes will disappear when sram.c becomes a driver */ |
34 | #include "../mach-omap2/iomap.h" | |
35 | #include "../mach-omap2/prm2xxx_3xxx.h" | |
36 | #include "../mach-omap2/sdrc.h" | |
c2d43e39 | 37 | |
1a8bfa1e | 38 | #define OMAP1_SRAM_PA 0x20000000 |
b4b36fd9 | 39 | #define OMAP2_SRAM_PUB_PA (OMAP2_SRAM_PA + 0xf800) |
b4b36fd9 | 40 | #define OMAP3_SRAM_PUB_PA (OMAP3_SRAM_PA + 0x8000) |
137d105d SS |
41 | #ifdef CONFIG_OMAP4_ERRATA_I688 |
42 | #define OMAP4_SRAM_PUB_PA OMAP4_SRAM_PA | |
43 | #else | |
a7c3ae2c | 44 | #define OMAP4_SRAM_PUB_PA (OMAP4_SRAM_PA + 0x4000) |
137d105d | 45 | #endif |
05e152c7 | 46 | #define OMAP5_SRAM_PA 0x40300000 |
c2d43e39 | 47 | |
f47d8c69 | 48 | #if defined(CONFIG_ARCH_OMAP2PLUS) |
670c104a TL |
49 | #define SRAM_BOOTLOADER_SZ 0x00 |
50 | #else | |
92105bb7 | 51 | #define SRAM_BOOTLOADER_SZ 0x80 |
670c104a TL |
52 | #endif |
53 | ||
233fd64e SS |
54 | #define OMAP24XX_VA_REQINFOPERM0 OMAP2_L3_IO_ADDRESS(0x68005048) |
55 | #define OMAP24XX_VA_READPERM0 OMAP2_L3_IO_ADDRESS(0x68005050) | |
56 | #define OMAP24XX_VA_WRITEPERM0 OMAP2_L3_IO_ADDRESS(0x68005058) | |
c2d43e39 | 57 | |
233fd64e SS |
58 | #define OMAP34XX_VA_REQINFOPERM0 OMAP2_L3_IO_ADDRESS(0x68012848) |
59 | #define OMAP34XX_VA_READPERM0 OMAP2_L3_IO_ADDRESS(0x68012850) | |
60 | #define OMAP34XX_VA_WRITEPERM0 OMAP2_L3_IO_ADDRESS(0x68012858) | |
61 | #define OMAP34XX_VA_ADDR_MATCH2 OMAP2_L3_IO_ADDRESS(0x68012880) | |
62 | #define OMAP34XX_VA_SMS_RG_ATT0 OMAP2_L3_IO_ADDRESS(0x6C000048) | |
c2d43e39 | 63 | |
670c104a | 64 | #define GP_DEVICE 0x300 |
670c104a TL |
65 | |
66 | #define ROUND_DOWN(value,boundary) ((value) & (~((boundary)-1))) | |
92105bb7 | 67 | |
c40fae95 | 68 | static unsigned long omap_sram_start; |
a66cb345 | 69 | static void __iomem *omap_sram_base; |
92105bb7 | 70 | static unsigned long omap_sram_size; |
a66cb345 | 71 | static void __iomem *omap_sram_ceil; |
92105bb7 | 72 | |
b7cc6d46 ID |
73 | /* |
74 | * Depending on the target RAMFS firewall setup, the public usable amount of | |
6cbdc8c5 SA |
75 | * SRAM varies. The default accessible size for all device types is 2k. A GP |
76 | * device allows ARM11 but not other initiators for full size. This | |
670c104a TL |
77 | * functionality seems ok until some nice security API happens. |
78 | */ | |
79 | static int is_sram_locked(void) | |
80 | { | |
2a27753f | 81 | if (OMAP2_DEVICE_TYPE_GP == omap_type()) { |
6cbdc8c5 | 82 | /* RAMFW: R/W access to all initiators for all qualifier sets */ |
670c104a | 83 | if (cpu_is_omap242x()) { |
c2d43e39 TL |
84 | __raw_writel(0xFF, OMAP24XX_VA_REQINFOPERM0); /* all q-vects */ |
85 | __raw_writel(0xCFDE, OMAP24XX_VA_READPERM0); /* all i-read */ | |
86 | __raw_writel(0xCFDE, OMAP24XX_VA_WRITEPERM0); /* all i-write */ | |
87 | } | |
1c213ba1 | 88 | if (cpu_is_omap34xx()) { |
c2d43e39 TL |
89 | __raw_writel(0xFFFF, OMAP34XX_VA_REQINFOPERM0); /* all q-vects */ |
90 | __raw_writel(0xFFFF, OMAP34XX_VA_READPERM0); /* all i-read */ | |
91 | __raw_writel(0xFFFF, OMAP34XX_VA_WRITEPERM0); /* all i-write */ | |
92 | __raw_writel(0x0, OMAP34XX_VA_ADDR_MATCH2); | |
93 | __raw_writel(0xFFFFFFFF, OMAP34XX_VA_SMS_RG_ATT0); | |
670c104a TL |
94 | } |
95 | return 0; | |
96 | } else | |
97 | return 1; /* assume locked with no PPA or security driver */ | |
98 | } | |
99 | ||
92105bb7 | 100 | /* |
1a8bfa1e | 101 | * The amount of SRAM depends on the core type. |
92105bb7 TL |
102 | * Note that we cannot try to test for SRAM here because writes |
103 | * to secure SRAM will hang the system. Also the SRAM is not | |
104 | * yet mapped at this point. | |
105 | */ | |
b0a330dc | 106 | static void __init omap_detect_sram(void) |
92105bb7 | 107 | { |
c2d43e39 | 108 | if (cpu_class_is_omap2()) { |
670c104a | 109 | if (is_sram_locked()) { |
c2d43e39 | 110 | if (cpu_is_omap34xx()) { |
c2d43e39 | 111 | omap_sram_start = OMAP3_SRAM_PUB_PA; |
5b0acc59 TK |
112 | if ((omap_type() == OMAP2_DEVICE_TYPE_EMU) || |
113 | (omap_type() == OMAP2_DEVICE_TYPE_SEC)) { | |
114 | omap_sram_size = 0x7000; /* 28K */ | |
115 | } else { | |
116 | omap_sram_size = 0x8000; /* 32K */ | |
117 | } | |
a7c3ae2c | 118 | } else if (cpu_is_omap44xx()) { |
a7c3ae2c SS |
119 | omap_sram_start = OMAP4_SRAM_PUB_PA; |
120 | omap_sram_size = 0xa000; /* 40K */ | |
05e152c7 S |
121 | } else if (soc_is_omap54xx()) { |
122 | omap_sram_start = OMAP5_SRAM_PA; | |
123 | omap_sram_size = SZ_128K; /* 128KB */ | |
c2d43e39 | 124 | } else { |
c2d43e39 TL |
125 | omap_sram_start = OMAP2_SRAM_PUB_PA; |
126 | omap_sram_size = 0x800; /* 2K */ | |
127 | } | |
670c104a | 128 | } else { |
971b8a9c | 129 | if (soc_is_am33xx()) { |
b4c0a8a7 VB |
130 | omap_sram_start = AM33XX_SRAM_PA; |
131 | omap_sram_size = 0x10000; /* 64K */ | |
132 | } else if (cpu_is_omap34xx()) { | |
c2d43e39 | 133 | omap_sram_start = OMAP3_SRAM_PA; |
670c104a | 134 | omap_sram_size = 0x10000; /* 64K */ |
44169075 | 135 | } else if (cpu_is_omap44xx()) { |
44169075 | 136 | omap_sram_start = OMAP4_SRAM_PA; |
a7c3ae2c | 137 | omap_sram_size = 0xe000; /* 56K */ |
05e152c7 S |
138 | } else if (soc_is_omap54xx()) { |
139 | omap_sram_start = OMAP5_SRAM_PA; | |
140 | omap_sram_size = SZ_128K; /* 128KB */ | |
c2d43e39 | 141 | } else { |
c2d43e39 TL |
142 | omap_sram_start = OMAP2_SRAM_PA; |
143 | if (cpu_is_omap242x()) | |
144 | omap_sram_size = 0xa0000; /* 640K */ | |
145 | else if (cpu_is_omap243x()) | |
146 | omap_sram_size = 0x10000; /* 64K */ | |
147 | } | |
670c104a TL |
148 | } |
149 | } else { | |
c40fae95 | 150 | omap_sram_start = OMAP1_SRAM_PA; |
670c104a | 151 | |
557096fe | 152 | if (cpu_is_omap7xx()) |
670c104a TL |
153 | omap_sram_size = 0x32000; /* 200K */ |
154 | else if (cpu_is_omap15xx()) | |
155 | omap_sram_size = 0x30000; /* 192K */ | |
ee62e93a TL |
156 | else if (cpu_is_omap1610() || cpu_is_omap1611() || |
157 | cpu_is_omap1621() || cpu_is_omap1710()) | |
670c104a | 158 | omap_sram_size = 0x4000; /* 16K */ |
670c104a | 159 | else { |
26a510ba | 160 | pr_err("Could not detect SRAM size\n"); |
670c104a TL |
161 | omap_sram_size = 0x4000; |
162 | } | |
92105bb7 | 163 | } |
92105bb7 TL |
164 | } |
165 | ||
92105bb7 | 166 | /* |
ce2deca2 | 167 | * Note that we cannot use ioremap for SRAM, as clock init needs SRAM early. |
92105bb7 | 168 | */ |
b0a330dc | 169 | static void __init omap_map_sram(void) |
92105bb7 | 170 | { |
a66cb345 | 171 | int cached = 1; |
670c104a | 172 | |
92105bb7 TL |
173 | if (omap_sram_size == 0) |
174 | return; | |
175 | ||
137d105d SS |
176 | #ifdef CONFIG_OMAP4_ERRATA_I688 |
177 | omap_sram_start += PAGE_SIZE; | |
178 | omap_sram_size -= SZ_16K; | |
179 | #endif | |
c2d43e39 | 180 | if (cpu_is_omap34xx()) { |
d9295746 PW |
181 | /* |
182 | * SRAM must be marked as non-cached on OMAP3 since the | |
183 | * CORE DPLL M2 divider change code (in SRAM) runs with the | |
184 | * SDRAM controller disabled, and if it is marked cached, | |
185 | * the ARM may attempt to write cache lines back to SDRAM | |
186 | * which will cause the system to hang. | |
187 | */ | |
a66cb345 | 188 | cached = 0; |
c2d43e39 TL |
189 | } |
190 | ||
a66cb345 TL |
191 | omap_sram_start = ROUND_DOWN(omap_sram_start, PAGE_SIZE); |
192 | omap_sram_base = __arm_ioremap_exec(omap_sram_start, omap_sram_size, | |
193 | cached); | |
194 | if (!omap_sram_base) { | |
195 | pr_err("SRAM: Could not map\n"); | |
196 | return; | |
197 | } | |
1a8bfa1e | 198 | |
a66cb345 | 199 | omap_sram_ceil = omap_sram_base + omap_sram_size; |
53d9cc73 | 200 | |
92105bb7 TL |
201 | /* |
202 | * Looks like we need to preserve some bootloader code at the | |
203 | * beginning of SRAM for jumping to flash for reboot to work... | |
204 | */ | |
7cc0442c PW |
205 | memset_io(omap_sram_base + SRAM_BOOTLOADER_SZ, 0, |
206 | omap_sram_size - SRAM_BOOTLOADER_SZ); | |
92105bb7 TL |
207 | } |
208 | ||
b6338bdc JP |
209 | /* |
210 | * Memory allocator for SRAM: calculates the new ceiling address | |
211 | * for pushing a function using the fncpy API. | |
212 | * | |
213 | * Note that fncpy requires the returned address to be aligned | |
214 | * to an 8-byte boundary. | |
215 | */ | |
216 | void *omap_sram_push_address(unsigned long size) | |
92105bb7 | 217 | { |
a66cb345 TL |
218 | unsigned long available, new_ceil = (unsigned long)omap_sram_ceil; |
219 | ||
220 | available = omap_sram_ceil - (omap_sram_base + SRAM_BOOTLOADER_SZ); | |
221 | ||
222 | if (size > available) { | |
26a510ba | 223 | pr_err("Not enough space in SRAM\n"); |
92105bb7 TL |
224 | return NULL; |
225 | } | |
670c104a | 226 | |
a66cb345 TL |
227 | new_ceil -= size; |
228 | new_ceil = ROUND_DOWN(new_ceil, FNCPY_ALIGN); | |
229 | omap_sram_ceil = IOMEM(new_ceil); | |
92105bb7 TL |
230 | |
231 | return (void *)omap_sram_ceil; | |
232 | } | |
233 | ||
1a8bfa1e TL |
234 | #ifdef CONFIG_ARCH_OMAP1 |
235 | ||
236 | static void (*_omap_sram_reprogram_clock)(u32 dpllctl, u32 ckctl); | |
237 | ||
238 | void omap_sram_reprogram_clock(u32 dpllctl, u32 ckctl) | |
239 | { | |
da7a0649 | 240 | BUG_ON(!_omap_sram_reprogram_clock); |
f9e5908f JK |
241 | /* On 730, bit 13 must always be 1 */ |
242 | if (cpu_is_omap7xx()) | |
243 | ckctl |= 0x2000; | |
020f9706 | 244 | _omap_sram_reprogram_clock(dpllctl, ckctl); |
1a8bfa1e TL |
245 | } |
246 | ||
e6f16821 | 247 | static int __init omap1_sram_init(void) |
92105bb7 | 248 | { |
c2d43e39 TL |
249 | _omap_sram_reprogram_clock = |
250 | omap_sram_push(omap1_sram_reprogram_clock, | |
251 | omap1_sram_reprogram_clock_sz); | |
1a8bfa1e TL |
252 | |
253 | return 0; | |
254 | } | |
255 | ||
256 | #else | |
257 | #define omap1_sram_init() do {} while (0) | |
258 | #endif | |
259 | ||
cc26b3b0 | 260 | #if defined(CONFIG_ARCH_OMAP2) |
1a8bfa1e TL |
261 | |
262 | static void (*_omap2_sram_ddr_init)(u32 *slow_dll_ctrl, u32 fast_dll_ctrl, | |
263 | u32 base_cs, u32 force_unlock); | |
264 | ||
265 | void omap2_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl, | |
266 | u32 base_cs, u32 force_unlock) | |
267 | { | |
da7a0649 | 268 | BUG_ON(!_omap2_sram_ddr_init); |
020f9706 RK |
269 | _omap2_sram_ddr_init(slow_dll_ctrl, fast_dll_ctrl, |
270 | base_cs, force_unlock); | |
1a8bfa1e TL |
271 | } |
272 | ||
273 | static void (*_omap2_sram_reprogram_sdrc)(u32 perf_level, u32 dll_val, | |
274 | u32 mem_type); | |
275 | ||
276 | void omap2_sram_reprogram_sdrc(u32 perf_level, u32 dll_val, u32 mem_type) | |
277 | { | |
da7a0649 | 278 | BUG_ON(!_omap2_sram_reprogram_sdrc); |
020f9706 | 279 | _omap2_sram_reprogram_sdrc(perf_level, dll_val, mem_type); |
1a8bfa1e TL |
280 | } |
281 | ||
282 | static u32 (*_omap2_set_prcm)(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass); | |
283 | ||
284 | u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass) | |
285 | { | |
da7a0649 | 286 | BUG_ON(!_omap2_set_prcm); |
1a8bfa1e TL |
287 | return _omap2_set_prcm(dpll_ctrl_val, sdrc_rfr_val, bypass); |
288 | } | |
c2d43e39 TL |
289 | #endif |
290 | ||
59b479e0 | 291 | #ifdef CONFIG_SOC_OMAP2420 |
b0a330dc | 292 | static int __init omap242x_sram_init(void) |
c2d43e39 TL |
293 | { |
294 | _omap2_sram_ddr_init = omap_sram_push(omap242x_sram_ddr_init, | |
295 | omap242x_sram_ddr_init_sz); | |
296 | ||
297 | _omap2_sram_reprogram_sdrc = omap_sram_push(omap242x_sram_reprogram_sdrc, | |
298 | omap242x_sram_reprogram_sdrc_sz); | |
299 | ||
300 | _omap2_set_prcm = omap_sram_push(omap242x_sram_set_prcm, | |
301 | omap242x_sram_set_prcm_sz); | |
302 | ||
303 | return 0; | |
304 | } | |
305 | #else | |
306 | static inline int omap242x_sram_init(void) | |
307 | { | |
308 | return 0; | |
309 | } | |
310 | #endif | |
311 | ||
59b479e0 | 312 | #ifdef CONFIG_SOC_OMAP2430 |
b0a330dc | 313 | static int __init omap243x_sram_init(void) |
c2d43e39 TL |
314 | { |
315 | _omap2_sram_ddr_init = omap_sram_push(omap243x_sram_ddr_init, | |
316 | omap243x_sram_ddr_init_sz); | |
317 | ||
318 | _omap2_sram_reprogram_sdrc = omap_sram_push(omap243x_sram_reprogram_sdrc, | |
319 | omap243x_sram_reprogram_sdrc_sz); | |
320 | ||
321 | _omap2_set_prcm = omap_sram_push(omap243x_sram_set_prcm, | |
322 | omap243x_sram_set_prcm_sz); | |
323 | ||
324 | return 0; | |
325 | } | |
326 | #else | |
327 | static inline int omap243x_sram_init(void) | |
328 | { | |
329 | return 0; | |
330 | } | |
331 | #endif | |
332 | ||
333 | #ifdef CONFIG_ARCH_OMAP3 | |
334 | ||
58cda884 JP |
335 | static u32 (*_omap3_sram_configure_core_dpll)( |
336 | u32 m2, u32 unlock_dll, u32 f, u32 inc, | |
337 | u32 sdrc_rfr_ctrl_0, u32 sdrc_actim_ctrl_a_0, | |
338 | u32 sdrc_actim_ctrl_b_0, u32 sdrc_mr_0, | |
339 | u32 sdrc_rfr_ctrl_1, u32 sdrc_actim_ctrl_a_1, | |
340 | u32 sdrc_actim_ctrl_b_1, u32 sdrc_mr_1); | |
341 | ||
342 | u32 omap3_configure_core_dpll(u32 m2, u32 unlock_dll, u32 f, u32 inc, | |
343 | u32 sdrc_rfr_ctrl_0, u32 sdrc_actim_ctrl_a_0, | |
344 | u32 sdrc_actim_ctrl_b_0, u32 sdrc_mr_0, | |
345 | u32 sdrc_rfr_ctrl_1, u32 sdrc_actim_ctrl_a_1, | |
346 | u32 sdrc_actim_ctrl_b_1, u32 sdrc_mr_1) | |
c2d43e39 | 347 | { |
da7a0649 | 348 | BUG_ON(!_omap3_sram_configure_core_dpll); |
58cda884 JP |
349 | return _omap3_sram_configure_core_dpll( |
350 | m2, unlock_dll, f, inc, | |
351 | sdrc_rfr_ctrl_0, sdrc_actim_ctrl_a_0, | |
352 | sdrc_actim_ctrl_b_0, sdrc_mr_0, | |
353 | sdrc_rfr_ctrl_1, sdrc_actim_ctrl_a_1, | |
354 | sdrc_actim_ctrl_b_1, sdrc_mr_1); | |
c2d43e39 | 355 | } |
1a8bfa1e | 356 | |
3231fc88 | 357 | void omap3_sram_restore_context(void) |
1a8bfa1e | 358 | { |
c2d43e39 | 359 | omap_sram_ceil = omap_sram_base + omap_sram_size; |
1a8bfa1e | 360 | |
cc26b3b0 SMK |
361 | _omap3_sram_configure_core_dpll = |
362 | omap_sram_push(omap3_sram_configure_core_dpll, | |
363 | omap3_sram_configure_core_dpll_sz); | |
3231fc88 | 364 | omap_push_sram_idle(); |
c2d43e39 | 365 | } |
46e130d2 | 366 | |
c2d43e39 TL |
367 | static inline int omap34xx_sram_init(void) |
368 | { | |
46e130d2 | 369 | omap3_sram_restore_context(); |
c2d43e39 TL |
370 | return 0; |
371 | } | |
63878acf GI |
372 | #else |
373 | static inline int omap34xx_sram_init(void) | |
374 | { | |
375 | return 0; | |
376 | } | |
377 | #endif /* CONFIG_ARCH_OMAP3 */ | |
1a8bfa1e | 378 | |
b4c0a8a7 VB |
379 | static inline int am33xx_sram_init(void) |
380 | { | |
381 | return 0; | |
382 | } | |
383 | ||
1a8bfa1e TL |
384 | int __init omap_sram_init(void) |
385 | { | |
386 | omap_detect_sram(); | |
387 | omap_map_sram(); | |
388 | ||
c2d43e39 | 389 | if (!(cpu_class_is_omap2())) |
1a8bfa1e | 390 | omap1_sram_init(); |
c2d43e39 TL |
391 | else if (cpu_is_omap242x()) |
392 | omap242x_sram_init(); | |
393 | else if (cpu_is_omap2430()) | |
394 | omap243x_sram_init(); | |
971b8a9c | 395 | else if (soc_is_am33xx()) |
b4c0a8a7 | 396 | am33xx_sram_init(); |
c2d43e39 TL |
397 | else if (cpu_is_omap34xx()) |
398 | omap34xx_sram_init(); | |
1a8bfa1e TL |
399 | |
400 | return 0; | |
92105bb7 | 401 | } |