ARM: S5PC1xx: add platform helpers for SDHCI host controllers
[deliverable/linux.git] / arch / arm / plat-s3c / Kconfig
CommitLineData
d58153d8
BD
1# arch/arm/plat-s3c/Kconfig
2#
3# Copyright 2007 Simtec Electronics
4#
5# Licensed under GPLv2
6
7config PLAT_S3C
8 bool
a08ab637 9 depends on ARCH_S3C2410 || ARCH_S3C24A0 || ARCH_S3C64XX
bcae8aeb 10 default y
d58153d8
BD
11 select NO_IOPORT
12 help
13 Base platform code for any Samsung S3C device
14
b2627588
BD
15# low-level serial option nodes
16
d83a12a4
RK
17if PLAT_S3C
18
b2627588
BD
19config CPU_LLSERIAL_S3C2410_ONLY
20 bool
b2627588
BD
21 default y if CPU_LLSERIAL_S3C2410 && !CPU_LLSERIAL_S3C2440
22
23config CPU_LLSERIAL_S3C2440_ONLY
24 bool
b2627588
BD
25 default y if CPU_LLSERIAL_S3C2440 && !CPU_LLSERIAL_S3C2410
26
27config CPU_LLSERIAL_S3C2410
28 bool
b2627588
BD
29 help
30 Selected if there is an S3C2410 (or register compatible) serial
31 low-level implementation needed
32
33config CPU_LLSERIAL_S3C2440
34 bool
b2627588
BD
35 help
36 Selected if there is an S3C2440 (or register compatible) serial
37 low-level implementation needed
38
39# boot configurations
40
d58153d8
BD
41comment "Boot options"
42
a45f8261
BD
43config S3C_BOOT_WATCHDOG
44 bool "S3C Initialisation watchdog"
d83a12a4 45 depends on S3C2410_WATCHDOG
d58153d8
BD
46 help
47 Say y to enable the watchdog during the kernel decompression
48 stage. If the kernel fails to uncompress, then the watchdog
49 will trigger a reset and the system should restart.
50
a45f8261
BD
51config S3C_BOOT_ERROR_RESET
52 bool "S3C Reboot on decompression error"
d58153d8
BD
53 help
54 Say y here to use the watchdog to reset the system if the
55 kernel decompressor detects an error during decompression.
56
e7aa6f46
BD
57config S3C_BOOT_UART_FORCE_FIFO
58 bool "Force UART FIFO on during boot process"
e7aa6f46
BD
59 default y
60 help
61 Say Y here to force the UART FIFOs on during the kernel
62 uncompressor
63
d58153d8
BD
64comment "Power management"
65
66config S3C2410_PM_DEBUG
67 bool "S3C2410 PM Suspend debug"
d83a12a4 68 depends on PM
d58153d8
BD
69 help
70 Say Y here if you want verbose debugging from the PM Suspend and
71 Resume code. See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
72 for more information.
73
bd117bd1
BD
74config S3C_PM_DEBUG_LED_SMDK
75 bool "SMDK LED suspend/resume debugging"
76 depends on PM && (MACH_SMDK6410)
77 help
78 Say Y here to enable the use of the SMDK LEDs on the baseboard
79 for debugging of the state of the suspend and resume process.
80
81 Note, this currently only works for S3C64XX based SMDK boards.
82
d58153d8
BD
83config S3C2410_PM_CHECK
84 bool "S3C2410 PM Suspend Memory CRC"
d83a12a4 85 depends on PM && CRC32
d58153d8
BD
86 help
87 Enable the PM code's memory area checksum over sleep. This option
88 will generate CRCs of all blocks of memory, and store them before
89 going to sleep. The blocks are then checked on resume for any
90 errors.
91
92 Note, this can take several seconds depending on memory size
93 and CPU speed.
94
95 See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
96
97config S3C2410_PM_CHECK_CHUNKSIZE
98 int "S3C2410 PM Suspend CRC Chunksize (KiB)"
d83a12a4 99 depends on PM && S3C2410_PM_CHECK
d58153d8
BD
100 default 64
101 help
102 Set the chunksize in Kilobytes of the CRC for checking memory
103 corruption over suspend and resume. A smaller value will mean that
104 the CRC data block will take more memory, but wil identify any
105 faults with better precision.
106
107 See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
108
c7657846
BD
109config S3C_LOWLEVEL_UART_PORT
110 int "S3C UART to use for low-level messages"
d58153d8
BD
111 default 0
112 help
113 Choice of which UART port to use for the low-level messages,
114 such as the `Uncompressing...` at start time. The value of
115 this configuration should be between zero and two. The port
116 must have been initialised by the boot-loader before use.
5b323c7b 117
efd3a8eb
BD
118# options for gpiolib support
119
120config S3C_GPIO_SPACE
121 int "Space between gpio banks"
122 default 0
123 help
124 Add a number of spare GPIO entries between each bank for debugging
125 purposes. This allows any problems where an counter overflows from
126 one bank to another to be caught, at the expense of using a little
127 more memory.
128
8a53bdb9
BD
129config S3C_GPIO_TRACK
130 bool
131 help
132 Internal configuration option to enable the s3c specific gpio
133 chip tracking if the platform requires it.
134
21b23664
BD
135config S3C_GPIO_PULL_UPDOWN
136 bool
137 help
138 Internal configuration to enable the correct GPIO pull helper
139
140config S3C_GPIO_PULL_DOWN
141 bool
142 help
143 Internal configuration to enable the correct GPIO pull helper
144
145config S3C_GPIO_PULL_UP
146 bool
147 help
148 Internal configuration to enable the correct GPIO pull helper
149
150config S3C_GPIO_CFG_S3C24XX
151 bool
152 help
153 Internal configuration to enable S3C24XX style GPIO configuration
154 functions.
155
156config S3C_GPIO_CFG_S3C64XX
157 bool
158 help
159 Internal configuration to enable S3C64XX style GPIO configuration
160 functions.
161
b0d5217c
KP
162config S5P_GPIO_CFG_S5PC1XX
163 bool
164 help
165 Internal configuration to enable S5PC1XX style GPIO configuration
166 functions.
167
97c1b145
BD
168# DMA
169
170config S3C_DMA
171 bool
172 help
173 Internal configuration for S3C DMA core
174
5b323c7b
BD
175# device definitions to compile in
176
177config S3C_DEV_HSMMC
178 bool
5b323c7b
BD
179 help
180 Compile in platform device definitions for HSMMC code
a2205cd2
BD
181
182config S3C_DEV_HSMMC1
183 bool
a2205cd2
BD
184 help
185 Compile in platform device definitions for HSMMC channel 1
1aba834d 186
86cd4f5f
KP
187config S3C_DEV_HSMMC2
188 bool
189 help
190 Compile in platform device definitions for HSMMC channel 2
191
1aba834d
BD
192config S3C_DEV_I2C1
193 bool
1aba834d
BD
194 help
195 Compile in platform device definitions for I2C channel 1
58435f7b
BD
196
197config S3C_DEV_FB
198 bool
58435f7b
BD
199 help
200 Compile in platform device definition for framebuffer
d83a12a4 201
eca8655f
BD
202config S3C_DEV_USB_HOST
203 bool
204 help
205 Compile in platform device definition for USB host.
206
f0e1fa76
BD
207config S3C_DEV_USB_HSOTG
208 bool
209 help
210 Compile in platform device definition for USB high-speed OtG
211
db616eb6
BD
212config S3C_DEV_NAND
213 bool
214 help
215 Compile in platform device definition for NAND controller
216
d83a12a4 217endif
This page took 0.23727 seconds and 5 git commands to generate.