Merge git://git.marvell.com/orion into devel
[deliverable/linux.git] / arch / arm / plat-s3c / Kconfig
CommitLineData
d58153d8
BD
1# arch/arm/plat-s3c/Kconfig
2#
3# Copyright 2007 Simtec Electronics
4#
5# Licensed under GPLv2
6
7config PLAT_S3C
8 bool
a08ab637 9 depends on ARCH_S3C2410 || ARCH_S3C24A0 || ARCH_S3C64XX
bcae8aeb 10 default y
d58153d8
BD
11 select NO_IOPORT
12 help
13 Base platform code for any Samsung S3C device
14
b2627588
BD
15# low-level serial option nodes
16
17config CPU_LLSERIAL_S3C2410_ONLY
18 bool
bcae8aeb 19 depends on PLAT_S3C
b2627588
BD
20 default y if CPU_LLSERIAL_S3C2410 && !CPU_LLSERIAL_S3C2440
21
22config CPU_LLSERIAL_S3C2440_ONLY
23 bool
bcae8aeb 24 depends on PLAT_S3C
b2627588
BD
25 default y if CPU_LLSERIAL_S3C2440 && !CPU_LLSERIAL_S3C2410
26
27config CPU_LLSERIAL_S3C2410
28 bool
bcae8aeb 29 depends on PLAT_S3C
b2627588
BD
30 help
31 Selected if there is an S3C2410 (or register compatible) serial
32 low-level implementation needed
33
34config CPU_LLSERIAL_S3C2440
35 bool
bcae8aeb 36 depends on PLAT_S3C
b2627588
BD
37 help
38 Selected if there is an S3C2440 (or register compatible) serial
39 low-level implementation needed
40
41# boot configurations
42
d58153d8
BD
43comment "Boot options"
44
a45f8261
BD
45config S3C_BOOT_WATCHDOG
46 bool "S3C Initialisation watchdog"
d58153d8
BD
47 depends on PLAT_S3C && S3C2410_WATCHDOG
48 help
49 Say y to enable the watchdog during the kernel decompression
50 stage. If the kernel fails to uncompress, then the watchdog
51 will trigger a reset and the system should restart.
52
a45f8261
BD
53config S3C_BOOT_ERROR_RESET
54 bool "S3C Reboot on decompression error"
d58153d8
BD
55 depends on PLAT_S3C
56 help
57 Say y here to use the watchdog to reset the system if the
58 kernel decompressor detects an error during decompression.
59
e7aa6f46
BD
60config S3C_BOOT_UART_FORCE_FIFO
61 bool "Force UART FIFO on during boot process"
62 depends on PLAT_S3C
63 default y
64 help
65 Say Y here to force the UART FIFOs on during the kernel
66 uncompressor
67
d58153d8
BD
68comment "Power management"
69
70config S3C2410_PM_DEBUG
71 bool "S3C2410 PM Suspend debug"
72 depends on PLAT_S3C && PM
73 help
74 Say Y here if you want verbose debugging from the PM Suspend and
75 Resume code. See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
76 for more information.
77
78config S3C2410_PM_CHECK
79 bool "S3C2410 PM Suspend Memory CRC"
80 depends on PLAT_S3C && PM && CRC32
81 help
82 Enable the PM code's memory area checksum over sleep. This option
83 will generate CRCs of all blocks of memory, and store them before
84 going to sleep. The blocks are then checked on resume for any
85 errors.
86
87 Note, this can take several seconds depending on memory size
88 and CPU speed.
89
90 See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
91
92config S3C2410_PM_CHECK_CHUNKSIZE
93 int "S3C2410 PM Suspend CRC Chunksize (KiB)"
94 depends on PLAT_S3C && PM && S3C2410_PM_CHECK
95 default 64
96 help
97 Set the chunksize in Kilobytes of the CRC for checking memory
98 corruption over suspend and resume. A smaller value will mean that
99 the CRC data block will take more memory, but wil identify any
100 faults with better precision.
101
102 See <file:Documentation/arm/Samsung-S3C24XX/Suspend.txt>
103
c7657846
BD
104config S3C_LOWLEVEL_UART_PORT
105 int "S3C UART to use for low-level messages"
d58153d8
BD
106 depends on PLAT_S3C
107 default 0
108 help
109 Choice of which UART port to use for the low-level messages,
110 such as the `Uncompressing...` at start time. The value of
111 this configuration should be between zero and two. The port
112 must have been initialised by the boot-loader before use.
5b323c7b 113
efd3a8eb
BD
114# options for gpiolib support
115
116config S3C_GPIO_SPACE
117 int "Space between gpio banks"
118 default 0
119 help
120 Add a number of spare GPIO entries between each bank for debugging
121 purposes. This allows any problems where an counter overflows from
122 one bank to another to be caught, at the expense of using a little
123 more memory.
124
8a53bdb9
BD
125config S3C_GPIO_TRACK
126 bool
127 help
128 Internal configuration option to enable the s3c specific gpio
129 chip tracking if the platform requires it.
130
21b23664
BD
131config S3C_GPIO_PULL_UPDOWN
132 bool
133 help
134 Internal configuration to enable the correct GPIO pull helper
135
136config S3C_GPIO_PULL_DOWN
137 bool
138 help
139 Internal configuration to enable the correct GPIO pull helper
140
141config S3C_GPIO_PULL_UP
142 bool
143 help
144 Internal configuration to enable the correct GPIO pull helper
145
146config S3C_GPIO_CFG_S3C24XX
147 bool
148 help
149 Internal configuration to enable S3C24XX style GPIO configuration
150 functions.
151
152config S3C_GPIO_CFG_S3C64XX
153 bool
154 help
155 Internal configuration to enable S3C64XX style GPIO configuration
156 functions.
157
5b323c7b
BD
158# device definitions to compile in
159
160config S3C_DEV_HSMMC
161 bool
162 depends on PLAT_S3C
163 help
164 Compile in platform device definitions for HSMMC code
a2205cd2
BD
165
166config S3C_DEV_HSMMC1
167 bool
168 depends on PLAT_S3C
169 help
170 Compile in platform device definitions for HSMMC channel 1
1aba834d
BD
171
172config S3C_DEV_I2C1
173 bool
174 depends on PLAT_S3C
175 help
176 Compile in platform device definitions for I2C channel 1
58435f7b
BD
177
178config S3C_DEV_FB
179 bool
180 depends on PLAT_S3C
181 help
182 Compile in platform device definition for framebuffer
This page took 0.159701 seconds and 5 git commands to generate.