ARM: S3C24XX: include first 4 bits of the eint register in irq mapping
[deliverable/linux.git] / arch / arm / plat-samsung / include / plat / cpu.h
CommitLineData
c116c1d7 1/* linux/arch/arm/plat-samsung/include/plat/cpu.h
c06af3cc
KK
2 *
3 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com/
1da177e4
LT
5 *
6 * Copyright (c) 2004-2005 Simtec Electronics
7 * Ben Dooks <ben@simtec.co.uk>
8 *
c06af3cc 9 * Header file for Samsung CPU support
1da177e4
LT
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
1da177e4
LT
14*/
15
16/* todo - fix when rmk changes iodescs to use `void __iomem *` */
17
c3fcf5d1
KP
18#ifndef __SAMSUNG_PLAT_CPU_H
19#define __SAMSUNG_PLAT_CPU_H
20
c06af3cc
KK
21extern unsigned long samsung_cpu_id;
22
23#define S3C24XX_CPU_ID 0x32400000
24#define S3C24XX_CPU_MASK 0xFFF00000
25
26#define S3C6400_CPU_ID 0x36400000
27#define S3C6410_CPU_ID 0x36410000
2747f5e5 28#define S3C64XX_CPU_MASK 0xFFFFF000
c06af3cc
KK
29
30#define S5P6440_CPU_ID 0x56440000
31#define S5P6450_CPU_ID 0x36450000
b02b5da4 32#define S5P64XX_CPU_MASK 0xFFFFF000
c06af3cc
KK
33
34#define S5PC100_CPU_ID 0x43100000
35#define S5PC100_CPU_MASK 0xFFFFF000
36
37#define S5PV210_CPU_ID 0x43110000
38#define S5PV210_CPU_MASK 0xFFFFF000
39
40#define EXYNOS4210_CPU_ID 0x43210000
68465384 41#define EXYNOS4212_CPU_ID 0x43220000
e6a275a8 42#define EXYNOS4412_CPU_ID 0xE4412200
c06af3cc
KK
43#define EXYNOS4_CPU_MASK 0xFFFE0000
44
94c7ca71 45#define EXYNOS5250_SOC_ID 0x43520000
93f37789 46#define EXYNOS5440_SOC_ID 0xE5440000
94c7ca71
KK
47#define EXYNOS5_SOC_MASK 0xFFFFF000
48
c06af3cc
KK
49#define IS_SAMSUNG_CPU(name, id, mask) \
50static inline int is_samsung_##name(void) \
51{ \
52 return ((samsung_cpu_id & mask) == (id & mask)); \
53}
54
55IS_SAMSUNG_CPU(s3c24xx, S3C24XX_CPU_ID, S3C24XX_CPU_MASK)
0f4e54c6
MB
56IS_SAMSUNG_CPU(s3c6400, S3C6400_CPU_ID, S3C64XX_CPU_MASK)
57IS_SAMSUNG_CPU(s3c6410, S3C6410_CPU_ID, S3C64XX_CPU_MASK)
c06af3cc
KK
58IS_SAMSUNG_CPU(s5p6440, S5P6440_CPU_ID, S5P64XX_CPU_MASK)
59IS_SAMSUNG_CPU(s5p6450, S5P6450_CPU_ID, S5P64XX_CPU_MASK)
60IS_SAMSUNG_CPU(s5pc100, S5PC100_CPU_ID, S5PC100_CPU_MASK)
61IS_SAMSUNG_CPU(s5pv210, S5PV210_CPU_ID, S5PV210_CPU_MASK)
62IS_SAMSUNG_CPU(exynos4210, EXYNOS4210_CPU_ID, EXYNOS4_CPU_MASK)
68465384 63IS_SAMSUNG_CPU(exynos4212, EXYNOS4212_CPU_ID, EXYNOS4_CPU_MASK)
e6a275a8 64IS_SAMSUNG_CPU(exynos4412, EXYNOS4412_CPU_ID, EXYNOS4_CPU_MASK)
94c7ca71 65IS_SAMSUNG_CPU(exynos5250, EXYNOS5250_SOC_ID, EXYNOS5_SOC_MASK)
2edb36c4 66IS_SAMSUNG_CPU(exynos5440, EXYNOS5440_SOC_ID, EXYNOS5_SOC_MASK)
c06af3cc
KK
67
68#if defined(CONFIG_CPU_S3C2410) || defined(CONFIG_CPU_S3C2412) || \
69 defined(CONFIG_CPU_S3C2416) || defined(CONFIG_CPU_S3C2440) || \
70 defined(CONFIG_CPU_S3C2442) || defined(CONFIG_CPU_S3C244X) || \
71 defined(CONFIG_CPU_S3C2443)
72# define soc_is_s3c24xx() is_samsung_s3c24xx()
73#else
74# define soc_is_s3c24xx() 0
75#endif
76
77#if defined(CONFIG_CPU_S3C6400) || defined(CONFIG_CPU_S3C6410)
0f4e54c6 78# define soc_is_s3c64xx() (is_samsung_s3c6400() || is_samsung_s3c6410())
c06af3cc
KK
79#else
80# define soc_is_s3c64xx() 0
81#endif
82
83#if defined(CONFIG_CPU_S5P6440)
84# define soc_is_s5p6440() is_samsung_s5p6440()
85#else
86# define soc_is_s5p6440() 0
87#endif
88
89#if defined(CONFIG_CPU_S5P6450)
90# define soc_is_s5p6450() is_samsung_s5p6450()
91#else
92# define soc_is_s5p6450() 0
93#endif
94
95#if defined(CONFIG_CPU_S5PC100)
96# define soc_is_s5pc100() is_samsung_s5pc100()
97#else
98# define soc_is_s5pc100() 0
99#endif
100
101#if defined(CONFIG_CPU_S5PV210)
102# define soc_is_s5pv210() is_samsung_s5pv210()
103#else
104# define soc_is_s5pv210() 0
105#endif
106
107#if defined(CONFIG_CPU_EXYNOS4210)
108# define soc_is_exynos4210() is_samsung_exynos4210()
109#else
110# define soc_is_exynos4210() 0
111#endif
112
68465384
KK
113#if defined(CONFIG_SOC_EXYNOS4212)
114# define soc_is_exynos4212() is_samsung_exynos4212()
115#else
116# define soc_is_exynos4212() 0
117#endif
118
e6a275a8
CY
119#if defined(CONFIG_SOC_EXYNOS4412)
120# define soc_is_exynos4412() is_samsung_exynos4412()
121#else
122# define soc_is_exynos4412() 0
123#endif
124
56b20922
KK
125#define EXYNOS4210_REV_0 (0x0)
126#define EXYNOS4210_REV_1_0 (0x10)
127#define EXYNOS4210_REV_1_1 (0x11)
128
94c7ca71
KK
129#if defined(CONFIG_SOC_EXYNOS5250)
130# define soc_is_exynos5250() is_samsung_exynos5250()
131#else
132# define soc_is_exynos5250() 0
133#endif
134
2edb36c4
KK
135#if defined(CONFIG_SOC_EXYNOS5440)
136# define soc_is_exynos5440() is_samsung_exynos5440()
137#else
138# define soc_is_exynos5440() 0
139#endif
140
0367a8d3 141#define IODESC_ENT(x) { (unsigned long)S3C24XX_VA_##x, __phys_to_pfn(S3C24XX_PA_##x), S3C24XX_SZ_##x, MT_DEVICE }
1da177e4 142
c4c71355
SK
143#ifndef KHZ
144#define KHZ (1000)
145#endif
146
1da177e4
LT
147#ifndef MHZ
148#define MHZ (1000*1000)
149#endif
150
a503059c 151#define print_mhz(m) ((m) / MHZ), (((m) / 1000) % 1000)
1da177e4
LT
152
153/* forward declaration */
66a9b49a
BD
154struct s3c24xx_uart_resources;
155struct platform_device;
1da177e4
LT
156struct s3c2410_uartcfg;
157struct map_desc;
158
74b265d4
BD
159/* per-cpu initialisation function table. */
160
161struct cpu_table {
162 unsigned long idcode;
163 unsigned long idmask;
164 void (*map_io)(void);
165 void (*init_uarts)(struct s3c2410_uartcfg *cfg, int no);
166 void (*init_clocks)(int xtal);
167 int (*init)(void);
168 const char *name;
169};
170
171extern void s3c_init_cpu(unsigned long idcode,
172 struct cpu_table *cpus, unsigned int cputab_size);
173
1da177e4
LT
174/* core initialisation functions */
175
176extern void s3c24xx_init_irq(void);
209fecd1 177extern void s5p_init_irq(u32 *vic, u32 num_vic);
1da177e4
LT
178
179extern void s3c24xx_init_io(struct map_desc *mach_desc, int size);
180
e6d1cb9f
KK
181extern void s3c24xx_init_cpu(void);
182extern void s3c64xx_init_cpu(void);
183extern void s5p_init_cpu(void __iomem *cpuid_addr);
184
56b20922
KK
185extern unsigned int samsung_rev(void);
186
1da177e4
LT
187extern void s3c24xx_init_uarts(struct s3c2410_uartcfg *cfg, int no);
188
189extern void s3c24xx_init_clocks(int xtal);
190
66a9b49a
BD
191extern void s3c24xx_init_uartdevs(char *name,
192 struct s3c24xx_uart_resources *res,
193 struct s3c2410_uartcfg *cfg, int no);
194
bb072c3c
RW
195extern struct syscore_ops s3c2410_pm_syscore_ops;
196extern struct syscore_ops s3c2412_pm_syscore_ops;
197extern struct syscore_ops s3c2416_pm_syscore_ops;
198extern struct syscore_ops s3c244x_pm_syscore_ops;
bb072c3c 199
4a858cfc
KS
200/* system device subsystems */
201
202extern struct bus_type s3c2410_subsys;
203extern struct bus_type s3c2410a_subsys;
204extern struct bus_type s3c2412_subsys;
205extern struct bus_type s3c2416_subsys;
206extern struct bus_type s3c2440_subsys;
207extern struct bus_type s3c2442_subsys;
208extern struct bus_type s3c2443_subsys;
209extern struct bus_type s3c6410_subsys;
4a858cfc
KS
210extern struct bus_type s5p64x0_subsys;
211extern struct bus_type s5pv210_subsys;
9ee6af9c 212extern struct bus_type exynos_subsys;
1deb507d 213
c3fcf5d1
KP
214extern void (*s5pc1xx_idle)(void);
215
216#endif
This page took 0.591882 seconds and 5 git commands to generate.