[deliverable/linux.git] / arch / arm64 / kernel / setup.c

/*
 * Based on arch/arm/kernel/setup.c
 *
 * Copyright (C) 1995-2001 Russell King
 * Copyright (C) 2012 ARM Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/export.h>
#include <linux/kernel.h>
#include <linux/stddef.h>
#include <linux/ioport.h>
#include <linux/delay.h>
#include <linux/utsname.h>
#include <linux/initrd.h>
#include <linux/console.h>
#include <linux/cache.h>
#include <linux/bootmem.h>
#include <linux/seq_file.h>
#include <linux/screen_info.h>
#include <linux/init.h>
#include <linux/kexec.h>
#include <linux/crash_dump.h>
#include <linux/root_dev.h>
#include <linux/clk-provider.h>
#include <linux/cpu.h>
#include <linux/interrupt.h>
#include <linux/smp.h>
#include <linux/fs.h>
#include <linux/proc_fs.h>
#include <linux/memblock.h>
#include <linux/of_fdt.h>
#include <linux/of_platform.h>
#include <linux/efi.h>

#include <asm/fixmap.h>
#include <asm/cpu.h>
#include <asm/cputype.h>
#include <asm/elf.h>
#include <asm/cputable.h>
#include <asm/cpu_ops.h>
#include <asm/sections.h>
#include <asm/setup.h>
#include <asm/smp_plat.h>
#include <asm/cacheflush.h>
#include <asm/tlbflush.h>
#include <asm/traps.h>
#include <asm/memblock.h>
#include <asm/psci.h>
#include <asm/efi.h>

unsigned int processor_id;
EXPORT_SYMBOL(processor_id);

unsigned long elf_hwcap __read_mostly;
EXPORT_SYMBOL_GPL(elf_hwcap);

#ifdef CONFIG_COMPAT
#define COMPAT_ELF_HWCAP_DEFAULT	\
				(COMPAT_HWCAP_HALF|COMPAT_HWCAP_THUMB|\
				 COMPAT_HWCAP_FAST_MULT|COMPAT_HWCAP_EDSP|\
				 COMPAT_HWCAP_TLS|COMPAT_HWCAP_VFP|\
				 COMPAT_HWCAP_VFPv3|COMPAT_HWCAP_VFPv4|\
				 COMPAT_HWCAP_NEON|COMPAT_HWCAP_IDIV)
unsigned int compat_elf_hwcap __read_mostly = COMPAT_ELF_HWCAP_DEFAULT;
unsigned int compat_elf_hwcap2 __read_mostly;
#endif

static const char *cpu_name;
static const char *machine_name;
phys_addr_t __fdt_pointer __initdata;

/*
 * Standard memory resources
 */
static struct resource mem_res[] = {
	{
		.name = "Kernel code",
		.start = 0,
		.end = 0,
		.flags = IORESOURCE_MEM
	},
	{
		.name = "Kernel data",
		.start = 0,
		.end = 0,
		.flags = IORESOURCE_MEM
	}
};

#define kernel_code mem_res[0]
#define kernel_data mem_res[1]

void __init early_print(const char *str, ...)
{
	char buf[256];
	va_list ap;

	va_start(ap, str);
	vsnprintf(buf, sizeof(buf), str, ap);
	va_end(ap);

	printk("%s", buf);
}

void __init smp_setup_processor_id(void)
{
	/*
	 * clear __my_cpu_offset on boot CPU to avoid hang caused by
	 * using percpu variable early, for example, lockdep will
	 * access percpu variable inside lock_release
	 */
	set_my_cpu_offset(0);
}

bool arch_match_cpu_phys_id(int cpu, u64 phys_id)
{
	return phys_id == cpu_logical_map(cpu);
}

struct mpidr_hash mpidr_hash;
#ifdef CONFIG_SMP
/**
 * smp_build_mpidr_hash - Pre-compute shifts required at each affinity
 *			  level in order to build a linear index from an
 *			  MPIDR value. Resulting algorithm is a collision
 *			  free hash carried out through shifting and ORing
 */
static void __init smp_build_mpidr_hash(void)
{
	u32 i, affinity, fs[4], bits[4], ls;
	u64 mask = 0;
	/*
	 * Pre-scan the list of MPIDRS and filter out bits that do
	 * not contribute to affinity levels, ie they never toggle.
	 */
	for_each_possible_cpu(i)
		mask |= (cpu_logical_map(i) ^ cpu_logical_map(0));
	pr_debug("mask of set bits %#llx\n", mask);
	/*
	 * Find and stash the last and first bit set at all affinity levels to
	 * check how many bits are required to represent them.
	 */
	for (i = 0; i < 4; i++) {
		affinity = MPIDR_AFFINITY_LEVEL(mask, i);
		/*
		 * Find the MSB bit and LSB bits position
		 * to determine how many bits are required
		 * to express the affinity level.
		 */
		ls = fls(affinity);
		fs[i] = affinity ? ffs(affinity) - 1 : 0;
		bits[i] = ls - fs[i];
	}
	/*
	 * An index can be created from the MPIDR_EL1 by isolating the
	 * significant bits at each affinity level and by shifting
	 * them in order to compress the 32 bits values space to a
	 * compressed set of values. This is equivalent to hashing
	 * the MPIDR_EL1 through shifting and ORing. It is a collision free
	 * hash though not minimal since some levels might contain a number
	 * of CPUs that is not an exact power of 2 and their bit
	 * representation might contain holes, eg MPIDR_EL1[7:0] = {0x2, 0x80}.
	 */
	mpidr_hash.shift_aff[0] = MPIDR_LEVEL_SHIFT(0) + fs[0];
	mpidr_hash.shift_aff[1] = MPIDR_LEVEL_SHIFT(1) + fs[1] - bits[0];
	mpidr_hash.shift_aff[2] = MPIDR_LEVEL_SHIFT(2) + fs[2] -
						(bits[1] + bits[0]);
	mpidr_hash.shift_aff[3] = MPIDR_LEVEL_SHIFT(3) +
				  fs[3] - (bits[2] + bits[1] + bits[0]);
	mpidr_hash.mask = mask;
	mpidr_hash.bits = bits[3] + bits[2] + bits[1] + bits[0];
	pr_debug("MPIDR hash: aff0[%u] aff1[%u] aff2[%u] aff3[%u] mask[%#llx] bits[%u]\n",
		mpidr_hash.shift_aff[0],
		mpidr_hash.shift_aff[1],
		mpidr_hash.shift_aff[2],
		mpidr_hash.shift_aff[3],
		mpidr_hash.mask,
		mpidr_hash.bits);
	/*
	 * 4x is an arbitrary value used to warn on a hash table much bigger
	 * than expected on most systems.
	 */
	if (mpidr_hash_size() > 4 * num_possible_cpus())
		pr_warn("Large number of MPIDR hash buckets detected\n");
	__flush_dcache_area(&mpidr_hash, sizeof(struct mpidr_hash));
}
#endif

static void __init setup_processor(void)
{
	struct cpu_info *cpu_info;
	u64 features, block;
	u32 cwg;
	int cls;

	cpu_info = lookup_processor_type(read_cpuid_id());
	if (!cpu_info) {
		printk("CPU configuration botched (ID %08x), unable to continue.\n",
		       read_cpuid_id());
		while (1);
	}

	cpu_name = cpu_info->cpu_name;

	printk("CPU: %s [%08x] revision %d\n",
	       cpu_name, read_cpuid_id(), read_cpuid_id() & 15);

	sprintf(init_utsname()->machine, ELF_PLATFORM);
	elf_hwcap = 0;

	cpuinfo_store_boot_cpu();

	/*
	 * Check for sane CTR_EL0.CWG value.
	 */
	cwg = cache_type_cwg();
	cls = cache_line_size();
	if (!cwg)
		pr_warn("No Cache Writeback Granule information, assuming cache line size %d\n",
			cls);
	if (L1_CACHE_BYTES < cls)
		pr_warn("L1_CACHE_BYTES smaller than the Cache Writeback Granule (%d < %d)\n",
			L1_CACHE_BYTES, cls);

	/*
	 * ID_AA64ISAR0_EL1 contains 4-bit wide signed feature blocks.
	 * The blocks we test below represent incremental functionality
	 * for non-negative values. Negative values are reserved.
	 */
	features = read_cpuid(ID_AA64ISAR0_EL1);
	block = (features >> 4) & 0xf;
	if (!(block & 0x8)) {
		switch (block) {
		default:
		case 2:
			elf_hwcap |= HWCAP_PMULL;
		case 1:
			elf_hwcap |= HWCAP_AES;
		case 0:
			break;
		}
	}

	block = (features >> 8) & 0xf;
	if (block && !(block & 0x8))
		elf_hwcap |= HWCAP_SHA1;

	block = (features >> 12) & 0xf;
	if (block && !(block & 0x8))
		elf_hwcap |= HWCAP_SHA2;

	block = (features >> 16) & 0xf;
	if (block && !(block & 0x8))
		elf_hwcap |= HWCAP_CRC32;

#ifdef CONFIG_COMPAT
	/*
	 * ID_ISAR5_EL1 carries similar information as above, but pertaining to
	 * the Aarch32 32-bit execution state.
	 */
	features = read_cpuid(ID_ISAR5_EL1);
	block = (features >> 4) & 0xf;
	if (!(block & 0x8)) {
		switch (block) {
		default:
		case 2:
			compat_elf_hwcap2 |= COMPAT_HWCAP2_PMULL;
		case 1:
			compat_elf_hwcap2 |= COMPAT_HWCAP2_AES;
		case 0:
			break;
		}
	}

	block = (features >> 8) & 0xf;
	if (block && !(block & 0x8))
		compat_elf_hwcap2 |= COMPAT_HWCAP2_SHA1;

	block = (features >> 12) & 0xf;
	if (block && !(block & 0x8))
		compat_elf_hwcap2 |= COMPAT_HWCAP2_SHA2;

	block = (features >> 16) & 0xf;
	if (block && !(block & 0x8))
		compat_elf_hwcap2 |= COMPAT_HWCAP2_CRC32;
#endif
}

static void __init setup_machine_fdt(phys_addr_t dt_phys)
{
	if (!dt_phys || !early_init_dt_scan(phys_to_virt(dt_phys))) {
		early_print("\n"
			"Error: invalid device tree blob at physical address 0x%p (virtual address 0x%p)\n"
			"The dtb must be 8-byte aligned and passed in the first 512MB of memory\n"
			"\nPlease check your bootloader.\n",
			dt_phys, phys_to_virt(dt_phys));

		while (true)
			cpu_relax();
	}

	machine_name = of_flat_dt_get_machine_name();
}

/*
 * Limit the memory size that was specified via FDT.
 */
static int __init early_mem(char *p)
{
	phys_addr_t limit;

	if (!p)
		return 1;

	limit = memparse(p, &p) & PAGE_MASK;
	pr_notice("Memory limited to %lldMB\n", limit >> 20);

	memblock_enforce_memory_limit(limit);

	return 0;
}
early_param("mem", early_mem);

static void __init request_standard_resources(void)
{
	struct memblock_region *region;
	struct resource *res;

	kernel_code.start   = virt_to_phys(_text);
	kernel_code.end     = virt_to_phys(_etext - 1);
	kernel_data.start   = virt_to_phys(_sdata);
	kernel_data.end     = virt_to_phys(_end - 1);

	for_each_memblock(memory, region) {
		res = alloc_bootmem_low(sizeof(*res));
		res->name  = "System RAM";
		res->start = __pfn_to_phys(memblock_region_memory_base_pfn(region));
		res->end = __pfn_to_phys(memblock_region_memory_end_pfn(region)) - 1;
		res->flags = IORESOURCE_MEM | IORESOURCE_BUSY;

		request_resource(&iomem_resource, res);

		if (kernel_code.start >= res->start &&
		    kernel_code.end <= res->end)
			request_resource(res, &kernel_code);
		if (kernel_data.start >= res->start &&
		    kernel_data.end <= res->end)
			request_resource(res, &kernel_data);
	}
}

u64 __cpu_logical_map[NR_CPUS] = { [0 ... NR_CPUS-1] = INVALID_HWID };

void __init setup_arch(char **cmdline_p)
{
	setup_processor();

	setup_machine_fdt(__fdt_pointer);

	init_mm.start_code = (unsigned long) _text;
	init_mm.end_code   = (unsigned long) _etext;
	init_mm.end_data   = (unsigned long) _edata;
	init_mm.brk	   = (unsigned long) _end;

	*cmdline_p = boot_command_line;

	early_ioremap_init();

	parse_early_param();

	/*
	 *  Unmask asynchronous aborts after bringing up possible earlycon.
	 * (Report possible System Errors once we can report this occurred)
	 */
	local_async_enable();

	efi_init();
	arm64_memblock_init();

	paging_init();
	request_standard_resources();

	efi_idmap_init();

	unflatten_device_tree();

	psci_init();

	cpu_logical_map(0) = read_cpuid_mpidr() & MPIDR_HWID_BITMASK;
	cpu_read_bootcpu_ops();
#ifdef CONFIG_SMP
	smp_init_cpus();
	smp_build_mpidr_hash();
#endif

#ifdef CONFIG_VT
#if defined(CONFIG_VGA_CONSOLE)
	conswitchp = &vga_con;
#elif defined(CONFIG_DUMMY_CONSOLE)
	conswitchp = &dummy_con;
#endif
#endif
}

static int __init arm64_device_init(void)
{
	of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
	return 0;
}
arch_initcall_sync(arm64_device_init);

static int __init topology_init(void)
{
	int i;

	for_each_possible_cpu(i) {
		struct cpu *cpu = &per_cpu(cpu_data.cpu, i);
		cpu->hotpluggable = 1;
		register_cpu(cpu, i);
	}

	return 0;
}
subsys_initcall(topology_init);

static const char *hwcap_str[] = {
	"fp",
	"asimd",
	"evtstrm",
	"aes",
	"pmull",
	"sha1",
	"sha2",
	"crc32",
	NULL
};

static int c_show(struct seq_file *m, void *v)
{
	int i;

	seq_printf(m, "Processor\t: %s rev %d (%s)\n",
		   cpu_name, read_cpuid_id() & 15, ELF_PLATFORM);

	for_each_online_cpu(i) {
		/*
		 * glibc reads /proc/cpuinfo to determine the number of
		 * online processors, looking for lines beginning with
		 * "processor".  Give glibc what it expects.
		 */
#ifdef CONFIG_SMP
		seq_printf(m, "processor\t: %d\n", i);
#endif
	}

	/* dump out the processor features */
	seq_puts(m, "Features\t: ");

	for (i = 0; hwcap_str[i]; i++)
		if (elf_hwcap & (1 << i))
			seq_printf(m, "%s ", hwcap_str[i]);

	seq_printf(m, "\nCPU implementer\t: 0x%02x\n", read_cpuid_id() >> 24);
	seq_printf(m, "CPU architecture: AArch64\n");
	seq_printf(m, "CPU variant\t: 0x%x\n", (read_cpuid_id() >> 20) & 15);
	seq_printf(m, "CPU part\t: 0x%03x\n", (read_cpuid_id() >> 4) & 0xfff);
	seq_printf(m, "CPU revision\t: %d\n", read_cpuid_id() & 15);

	seq_puts(m, "\n");

	seq_printf(m, "Hardware\t: %s\n", machine_name);

	return 0;
}

static void *c_start(struct seq_file *m, loff_t *pos)
{
	return *pos < 1 ? (void *)1 : NULL;
}

static void *c_next(struct seq_file *m, void *v, loff_t *pos)
{
	++*pos;
	return NULL;
}

static void c_stop(struct seq_file *m, void *v)
{
}

const struct seq_operations cpuinfo_op = {
	.start	= c_start,
	.next	= c_next,
	.stop	= c_stop,
	.show	= c_show
};
Commit	Line	Data
9703d9d7 CM	1	/*
	2	* Based on arch/arm/kernel/setup.c
	3	*
	4	* Copyright (C) 1995-2001 Russell King
	5	* Copyright (C) 2012 ARM Ltd.
	6	*
	7	* This program is free software; you can redistribute it and/or modify
	8	* it under the terms of the GNU General Public License version 2 as
	9	* published by the Free Software Foundation.
	10	*
	11	* This program is distributed in the hope that it will be useful,
	12	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	13	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	14	* GNU General Public License for more details.
	15	*
	16	* You should have received a copy of the GNU General Public License
	17	* along with this program. If not, see <http://www.gnu.org/licenses/>.
	18	*/
	19
	20	#include <linux/export.h>
	21	#include <linux/kernel.h>
	22	#include <linux/stddef.h>
	23	#include <linux/ioport.h>
	24	#include <linux/delay.h>
	25	#include <linux/utsname.h>
	26	#include <linux/initrd.h>
	27	#include <linux/console.h>
a41dc0e8	28	#include <linux/cache.h>
9703d9d7 CM	29	#include <linux/bootmem.h>
	30	#include <linux/seq_file.h>
	31	#include <linux/screen_info.h>
	32	#include <linux/init.h>
	33	#include <linux/kexec.h>
	34	#include <linux/crash_dump.h>
	35	#include <linux/root_dev.h>
de79a64d	36	#include <linux/clk-provider.h>
9703d9d7 CM	37	#include <linux/cpu.h>
	38	#include <linux/interrupt.h>
	39	#include <linux/smp.h>
	40	#include <linux/fs.h>
	41	#include <linux/proc_fs.h>
	42	#include <linux/memblock.h>
	43	#include <linux/of_fdt.h>
d6bafb9b	44	#include <linux/of_platform.h>
f84d0275	45	#include <linux/efi.h>
9703d9d7	46
bf4b558e	47	#include <asm/fixmap.h>
df857416	48	#include <asm/cpu.h>
9703d9d7 CM	49	#include <asm/cputype.h>
	50	#include <asm/elf.h>
	51	#include <asm/cputable.h>
e8765b26	52	#include <asm/cpu_ops.h>
9703d9d7 CM	53	#include <asm/sections.h>
9703d9d7 CM	54	#include <asm/setup.h>
4c7aa002	55	#include <asm/smp_plat.h>
9703d9d7 CM	56	#include <asm/cacheflush.h>
	57	#include <asm/tlbflush.h>
	58	#include <asm/traps.h>
	59	#include <asm/memblock.h>
e790f1de	60	#include <asm/psci.h>
f84d0275	61	#include <asm/efi.h>
9703d9d7 CM	62
	63	unsigned int processor_id;
	64	EXPORT_SYMBOL(processor_id);
	65
25804e6a	66	unsigned long elf_hwcap __read_mostly;
9703d9d7 CM	67	EXPORT_SYMBOL_GPL(elf_hwcap);
9703d9d7 CM	68
46efe547 SK	69	#ifdef CONFIG_COMPAT
	70	#define COMPAT_ELF_HWCAP_DEFAULT \
	71	(COMPAT_HWCAP_HALF\|COMPAT_HWCAP_THUMB\|\
	72	COMPAT_HWCAP_FAST_MULT\|COMPAT_HWCAP_EDSP\|\
	73	COMPAT_HWCAP_TLS\|COMPAT_HWCAP_VFP\|\
	74	COMPAT_HWCAP_VFPv3\|COMPAT_HWCAP_VFPv4\|\
	75	COMPAT_HWCAP_NEON\|COMPAT_HWCAP_IDIV)
	76	unsigned int compat_elf_hwcap __read_mostly = COMPAT_ELF_HWCAP_DEFAULT;
28964d32	77	unsigned int compat_elf_hwcap2 __read_mostly;
46efe547 SK	78	#endif
46efe547 SK	79
9703d9d7	80	static const char *cpu_name;
5e39977e	81	static const char *machine_name;
9703d9d7 CM	82	phys_addr_t __fdt_pointer __initdata;
	83
	84	/*
	85	* Standard memory resources
	86	*/
	87	static struct resource mem_res[] = {
	88	{
	89	.name = "Kernel code",
	90	.start = 0,
	91	.end = 0,
	92	.flags = IORESOURCE_MEM
	93	},
	94	{
	95	.name = "Kernel data",
	96	.start = 0,
	97	.end = 0,
	98	.flags = IORESOURCE_MEM
	99	}
	100	};
	101
	102	#define kernel_code mem_res[0]
	103	#define kernel_data mem_res[1]
	104
	105	void __init early_print(const char *str, ...)
	106	{
	107	char buf[256];
	108	va_list ap;
	109
	110	va_start(ap, str);
	111	vsnprintf(buf, sizeof(buf), str, ap);
	112	va_end(ap);
	113
	114	printk("%s", buf);
	115	}
	116
71586276 WD	117	void __init smp_setup_processor_id(void)
	118	{
	119	/*
	120	* clear __my_cpu_offset on boot CPU to avoid hang caused by
	121	* using percpu variable early, for example, lockdep will
	122	* access percpu variable inside lock_release
	123	*/
	124	set_my_cpu_offset(0);
	125	}
	126
6e15d0e0 SK	127	bool arch_match_cpu_phys_id(int cpu, u64 phys_id)
	128	{
	129	return phys_id == cpu_logical_map(cpu);
	130	}
	131
976d7d3f LP	132	struct mpidr_hash mpidr_hash;
	133	#ifdef CONFIG_SMP
	134	/**
	135	* smp_build_mpidr_hash - Pre-compute shifts required at each affinity
	136	* level in order to build a linear index from an
	137	* MPIDR value. Resulting algorithm is a collision
	138	* free hash carried out through shifting and ORing
	139	*/
	140	static void __init smp_build_mpidr_hash(void)
	141	{
	142	u32 i, affinity, fs[4], bits[4], ls;
	143	u64 mask = 0;
	144	/*
	145	* Pre-scan the list of MPIDRS and filter out bits that do
	146	* not contribute to affinity levels, ie they never toggle.
	147	*/
	148	for_each_possible_cpu(i)
	149	mask \|= (cpu_logical_map(i) ^ cpu_logical_map(0));
	150	pr_debug("mask of set bits %#llx\n", mask);
	151	/*
	152	* Find and stash the last and first bit set at all affinity levels to
	153	* check how many bits are required to represent them.
	154	*/
	155	for (i = 0; i < 4; i++) {
	156	affinity = MPIDR_AFFINITY_LEVEL(mask, i);
	157	/*
	158	* Find the MSB bit and LSB bits position
	159	* to determine how many bits are required
	160	* to express the affinity level.
	161	*/
	162	ls = fls(affinity);
	163	fs[i] = affinity ? ffs(affinity) - 1 : 0;
	164	bits[i] = ls - fs[i];
	165	}
	166	/*
	167	* An index can be created from the MPIDR_EL1 by isolating the
	168	* significant bits at each affinity level and by shifting
	169	* them in order to compress the 32 bits values space to a
	170	* compressed set of values. This is equivalent to hashing
	171	* the MPIDR_EL1 through shifting and ORing. It is a collision free
	172	* hash though not minimal since some levels might contain a number
	173	* of CPUs that is not an exact power of 2 and their bit
	174	* representation might contain holes, eg MPIDR_EL1[7:0] = {0x2, 0x80}.
	175	*/
	176	mpidr_hash.shift_aff[0] = MPIDR_LEVEL_SHIFT(0) + fs[0];
	177	mpidr_hash.shift_aff[1] = MPIDR_LEVEL_SHIFT(1) + fs[1] - bits[0];
	178	mpidr_hash.shift_aff[2] = MPIDR_LEVEL_SHIFT(2) + fs[2] -
	179	(bits[1] + bits[0]);
	180	mpidr_hash.shift_aff[3] = MPIDR_LEVEL_SHIFT(3) +
	181	fs[3] - (bits[2] + bits[1] + bits[0]);
	182	mpidr_hash.mask = mask;
	183	mpidr_hash.bits = bits[3] + bits[2] + bits[1] + bits[0];
	184	pr_debug("MPIDR hash: aff0[%u] aff1[%u] aff2[%u] aff3[%u] mask[%#llx] bits[%u]\n",
	185	mpidr_hash.shift_aff[0],
	186	mpidr_hash.shift_aff[1],
	187	mpidr_hash.shift_aff[2],
	188	mpidr_hash.shift_aff[3],
	189	mpidr_hash.mask,
	190	mpidr_hash.bits);
	191	/*
	192	* 4x is an arbitrary value used to warn on a hash table much bigger
	193	* than expected on most systems.
	194	*/
	195	if (mpidr_hash_size() > 4 * num_possible_cpus())
196	pr_warn("Large number of MPIDR hash buckets detected\n");
197	__flush_dcache_area(&mpidr_hash, sizeof(struct mpidr_hash));
198	}
199	#endif
200
9703d9d7 CM	201	static void __init setup_processor(void)
	202	{
	203	struct cpu_info *cpu_info;
4bff28cc	204	u64 features, block;
a41dc0e8 CM	205	u32 cwg;
a41dc0e8 CM	206	int cls;
9703d9d7	207
9703d9d7 CM	208	cpu_info = lookup_processor_type(read_cpuid_id());
	209	if (!cpu_info) {
	210	printk("CPU configuration botched (ID %08x), unable to continue.\n",
	211	read_cpuid_id());
	212	while (1);
	213	}
	214
	215	cpu_name = cpu_info->cpu_name;
	216
	217	printk("CPU: %s [%08x] revision %d\n",
	218	cpu_name, read_cpuid_id(), read_cpuid_id() & 15);
	219
94ed1f2c	220	sprintf(init_utsname()->machine, ELF_PLATFORM);
9703d9d7	221	elf_hwcap = 0;
4bff28cc	222
df857416 MR	223	cpuinfo_store_boot_cpu();
df857416 MR	224
a41dc0e8 CM	225	/*
	226	* Check for sane CTR_EL0.CWG value.
	227	*/
	228	cwg = cache_type_cwg();
	229	cls = cache_line_size();
	230	if (!cwg)
	231	pr_warn("No Cache Writeback Granule information, assuming cache line size %d\n",
	232	cls);
	233	if (L1_CACHE_BYTES < cls)
	234	pr_warn("L1_CACHE_BYTES smaller than the Cache Writeback Granule (%d < %d)\n",
	235	L1_CACHE_BYTES, cls);
	236
4bff28cc SC	237	/*
	238	* ID_AA64ISAR0_EL1 contains 4-bit wide signed feature blocks.
	239	* The blocks we test below represent incremental functionality
	240	* for non-negative values. Negative values are reserved.
	241	*/
	242	features = read_cpuid(ID_AA64ISAR0_EL1);
	243	block = (features >> 4) & 0xf;
	244	if (!(block & 0x8)) {
	245	switch (block) {
	246	default:
	247	case 2:
	248	elf_hwcap \|= HWCAP_PMULL;
	249	case 1:
	250	elf_hwcap \|= HWCAP_AES;
	251	case 0:
	252	break;
	253	}
	254	}
	255
	256	block = (features >> 8) & 0xf;
	257	if (block && !(block & 0x8))
	258	elf_hwcap \|= HWCAP_SHA1;
	259
	260	block = (features >> 12) & 0xf;
	261	if (block && !(block & 0x8))
	262	elf_hwcap \|= HWCAP_SHA2;
	263
	264	block = (features >> 16) & 0xf;
	265	if (block && !(block & 0x8))
	266	elf_hwcap \|= HWCAP_CRC32;
4cf761cd AB	267
	268	#ifdef CONFIG_COMPAT
	269	/*
	270	* ID_ISAR5_EL1 carries similar information as above, but pertaining to
	271	* the Aarch32 32-bit execution state.
	272	*/
	273	features = read_cpuid(ID_ISAR5_EL1);
	274	block = (features >> 4) & 0xf;
	275	if (!(block & 0x8)) {
	276	switch (block) {
	277	default:
	278	case 2:
	279	compat_elf_hwcap2 \|= COMPAT_HWCAP2_PMULL;
	280	case 1:
	281	compat_elf_hwcap2 \|= COMPAT_HWCAP2_AES;
	282	case 0:
	283	break;
	284	}
	285	}
	286
	287	block = (features >> 8) & 0xf;
	288	if (block && !(block & 0x8))
	289	compat_elf_hwcap2 \|= COMPAT_HWCAP2_SHA1;
	290
	291	block = (features >> 12) & 0xf;
	292	if (block && !(block & 0x8))
	293	compat_elf_hwcap2 \|= COMPAT_HWCAP2_SHA2;
	294
	295	block = (features >> 16) & 0xf;
	296	if (block && !(block & 0x8))
	297	compat_elf_hwcap2 \|= COMPAT_HWCAP2_CRC32;
	298	#endif
9703d9d7 CM	299	}
	300
	301	static void __init setup_machine_fdt(phys_addr_t dt_phys)
	302	{
d5189cc5	303	if (!dt_phys \|\| !early_init_dt_scan(phys_to_virt(dt_phys))) {
9703d9d7 CM	304	early_print("\n"
9703d9d7 CM	305	"Error: invalid device tree blob at physical address 0x%p (virtual address 0x%p)\n"
d5189cc5	306	"The dtb must be 8-byte aligned and passed in the first 512MB of memory\n"
9703d9d7	307	"\nPlease check your bootloader.\n",
d5189cc5	308	dt_phys, phys_to_virt(dt_phys));
9703d9d7 CM	309
	310	while (true)
	311	cpu_relax();
	312	}
5e39977e WD	313
5e39977e WD	314	machine_name = of_flat_dt_get_machine_name();
9703d9d7 CM	315	}
9703d9d7 CM	316
9703d9d7 CM	317	/*
	318	* Limit the memory size that was specified via FDT.
	319	*/
	320	static int __init early_mem(char *p)
	321	{
	322	phys_addr_t limit;
	323
	324	if (!p)
	325	return 1;
	326
	327	limit = memparse(p, &p) & PAGE_MASK;
	328	pr_notice("Memory limited to %lldMB\n", limit >> 20);
	329
	330	memblock_enforce_memory_limit(limit);
	331
	332	return 0;
	333	}
	334	early_param("mem", early_mem);
	335
	336	static void __init request_standard_resources(void)
	337	{
	338	struct memblock_region *region;
	339	struct resource *res;
	340
	341	kernel_code.start = virt_to_phys(_text);
	342	kernel_code.end = virt_to_phys(_etext - 1);
	343	kernel_data.start = virt_to_phys(_sdata);
	344	kernel_data.end = virt_to_phys(_end - 1);
	345
	346	for_each_memblock(memory, region) {
	347	res = alloc_bootmem_low(sizeof(*res));
	348	res->name = "System RAM";
	349	res->start = __pfn_to_phys(memblock_region_memory_base_pfn(region));
	350	res->end = __pfn_to_phys(memblock_region_memory_end_pfn(region)) - 1;
	351	res->flags = IORESOURCE_MEM \| IORESOURCE_BUSY;
	352
	353	request_resource(&iomem_resource, res);
	354
	355	if (kernel_code.start >= res->start &&
	356	kernel_code.end <= res->end)
	357	request_resource(res, &kernel_code);
	358	if (kernel_data.start >= res->start &&
	359	kernel_data.end <= res->end)
	360	request_resource(res, &kernel_data);
	361	}
	362	}
	363
4c7aa002 JM	364	u64 __cpu_logical_map[NR_CPUS] = { [0 ... NR_CPUS-1] = INVALID_HWID };
4c7aa002 JM	365
9703d9d7 CM	366	void __init setup_arch(char **cmdline_p)
	367	{
	368	setup_processor();
	369
	370	setup_machine_fdt(__fdt_pointer);
	371
	372	init_mm.start_code = (unsigned long) _text;
	373	init_mm.end_code = (unsigned long) _etext;
	374	init_mm.end_data = (unsigned long) _edata;
	375	init_mm.brk = (unsigned long) _end;
	376
	377	*cmdline_p = boot_command_line;
	378
bf4b558e	379	early_ioremap_init();
0bf757c7	380
9703d9d7 CM	381	parse_early_param();
9703d9d7 CM	382
7a9c43be JM	383	/*
	384	* Unmask asynchronous aborts after bringing up possible earlycon.
	385	* (Report possible System Errors once we can report this occurred)
	386	*/
	387	local_async_enable();
	388
f84d0275	389	efi_init();
9703d9d7 CM	390	arm64_memblock_init();
	391
	392	paging_init();
	393	request_standard_resources();
	394
f84d0275 MS	395	efi_idmap_init();
f84d0275 MS	396
9703d9d7 CM	397	unflatten_device_tree();
9703d9d7 CM	398
e790f1de WD	399	psci_init();
e790f1de WD	400
4c7aa002	401	cpu_logical_map(0) = read_cpuid_mpidr() & MPIDR_HWID_BITMASK;
e8765b26	402	cpu_read_bootcpu_ops();
9703d9d7 CM	403	#ifdef CONFIG_SMP
9703d9d7 CM	404	smp_init_cpus();
976d7d3f	405	smp_build_mpidr_hash();
9703d9d7 CM	406	#endif
	407
	408	#ifdef CONFIG_VT
	409	#if defined(CONFIG_VGA_CONSOLE)
	410	conswitchp = &vga_con;
	411	#elif defined(CONFIG_DUMMY_CONSOLE)
	412	conswitchp = &dummy_con;
	413	#endif
	414	#endif
	415	}
	416
c560ecfe	417	static int __init arm64_device_init(void)
de79a64d	418	{
c560ecfe	419	of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
de79a64d CM	420	return 0;
de79a64d CM	421	}
6ecba8eb	422	arch_initcall_sync(arm64_device_init);
de79a64d	423
9703d9d7 CM	424	static int __init topology_init(void)
	425	{
	426	int i;
	427
	428	for_each_possible_cpu(i) {
df857416	429	struct cpu *cpu = &per_cpu(cpu_data.cpu, i);
9703d9d7 CM	430	cpu->hotpluggable = 1;
	431	register_cpu(cpu, i);
	432	}
	433
	434	return 0;
	435	}
	436	subsys_initcall(topology_init);
	437
	438	static const char *hwcap_str[] = {
	439	"fp",
	440	"asimd",
46efe547	441	"evtstrm",
4bff28cc SC	442	"aes",
	443	"pmull",
	444	"sha1",
	445	"sha2",
	446	"crc32",
9703d9d7 CM	447	NULL
	448	};
	449
	450	static int c_show(struct seq_file m, void v)
	451	{
	452	int i;
	453
5e39977e WD	454	seq_printf(m, "Processor\t: %s rev %d (%s)\n",
5e39977e WD	455	cpu_name, read_cpuid_id() & 15, ELF_PLATFORM);
9703d9d7 CM	456
	457	for_each_online_cpu(i) {
	458	/*
	459	* glibc reads /proc/cpuinfo to determine the number of
	460	* online processors, looking for lines beginning with
	461	* "processor". Give glibc what it expects.
	462	*/
	463	#ifdef CONFIG_SMP
	464	seq_printf(m, "processor\t: %d\n", i);
	465	#endif
9703d9d7 CM	466	}
9703d9d7 CM	467
5e39977e WD	468	/* dump out the processor features */
	469	seq_puts(m, "Features\t: ");
	470
	471	for (i = 0; hwcap_str[i]; i++)
	472	if (elf_hwcap & (1 << i))
	473	seq_printf(m, "%s ", hwcap_str[i]);
	474
	475	seq_printf(m, "\nCPU implementer\t: 0x%02x\n", read_cpuid_id() >> 24);
	476	seq_printf(m, "CPU architecture: AArch64\n");
	477	seq_printf(m, "CPU variant\t: 0x%x\n", (read_cpuid_id() >> 20) & 15);
	478	seq_printf(m, "CPU part\t: 0x%03x\n", (read_cpuid_id() >> 4) & 0xfff);
	479	seq_printf(m, "CPU revision\t: %d\n", read_cpuid_id() & 15);
	480
	481	seq_puts(m, "\n");
	482
	483	seq_printf(m, "Hardware\t: %s\n", machine_name);
	484
9703d9d7 CM	485	return 0;
	486	}
	487
	488	static void c_start(struct seq_file m, loff_t *pos)
	489	{
	490	return pos < 1 ? (void )1 : NULL;
	491	}
	492
	493	static void c_next(struct seq_file m, void v, loff_t pos)
	494	{
	495	++*pos;
	496	return NULL;
	497	}
	498
	499	static void c_stop(struct seq_file m, void v)
	500	{
	501	}
	502
	503	const struct seq_operations cpuinfo_op = {
	504	.start = c_start,
	505	.next = c_next,
	506	.stop = c_stop,
	507	.show = c_show
	508	};