projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
NFS: Fix a typo in nfs_call_unlink()
[deliverable/linux.git] / arch / blackfin / kernel / setup.c
CommitLineData
1394f032
BW		 1/*
2 * File: arch/blackfin/kernel/setup.c
3 * Based on:
4 * Author:
5 *
6 * Created:
7 * Description:
8 *
9 * Modified:
10 * Copyright 2004-2006 Analog Devices Inc.
11 *
12 * Bugs: Enter bugs at http://blackfin.uclinux.org/
13 *
14 * This program is free software; you can redistribute it and/or modify
15 * it under the terms of the GNU General Public License as published by
16 * the Free Software Foundation; either version 2 of the License, or
17 * (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, see the file COPYING, or write
26 * to the Free Software Foundation, Inc.,
27 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
28 */
29
30#include <linux/delay.h>
31#include <linux/console.h>
32#include <linux/bootmem.h>
33#include <linux/seq_file.h>
34#include <linux/cpu.h>
35#include <linux/module.h>
1394f032
BW		 36#include <linux/tty.h>
37
38#include <linux/ext2_fs.h>
39#include <linux/cramfs_fs.h>
40#include <linux/romfs_fs.h>
41
3bebca2d 42#include <asm/cplb.h>
1394f032
BW		 43#include <asm/cacheflush.h>
44#include <asm/blackfin.h>
45#include <asm/cplbinit.h>
7adfb58f 46#include <asm/fixed_code.h>
ce3afa1c 47#include <asm/early_printk.h>
1394f032 48
a9c59c27
MF		 49u16 _bfin_swrst;
50
1394f032
BW		 51unsigned long memory_start, memory_end, physical_mem_end;
52unsigned long reserved_mem_dcache_on;
53unsigned long reserved_mem_icache_on;
54EXPORT_SYMBOL(memory_start);
55EXPORT_SYMBOL(memory_end);
56EXPORT_SYMBOL(physical_mem_end);
57EXPORT_SYMBOL(_ramend);
58
59#ifdef CONFIG_MTD_UCLINUX
60unsigned long memory_mtd_end, memory_mtd_start, mtd_size;
61unsigned long _ebss;
62EXPORT_SYMBOL(memory_mtd_end);
63EXPORT_SYMBOL(memory_mtd_start);
64EXPORT_SYMBOL(mtd_size);
65#endif
66
5e10b4a6 67char __initdata command_line[COMMAND_LINE_SIZE];
1394f032 68
1394f032
BW		 69void __init bf53x_cache_init(void)
70{
3bebca2d 71#if defined(CONFIG_BFIN_DCACHE) || defined(CONFIG_BFIN_ICACHE)
1394f032
BW		 72 generate_cpl_tables();
73#endif
74
3bebca2d 75#ifdef CONFIG_BFIN_ICACHE
1394f032
BW		 76 bfin_icache_init();
77 printk(KERN_INFO "Instruction Cache Enabled\n");
78#endif
79
3bebca2d 80#ifdef CONFIG_BFIN_DCACHE
1394f032
BW		 81 bfin_dcache_init();
82 printk(KERN_INFO "Data Cache Enabled"
3bebca2d 83# if defined CONFIG_BFIN_WB
1394f032 84 " (write-back)"
3bebca2d 85# elif defined CONFIG_BFIN_WT
1394f032
BW		 86 " (write-through)"
87# endif
88 "\n");
89#endif
90}
91
52a07812 92void __init bf53x_relocate_l1_mem(void)
1394f032
BW		 93{
94 unsigned long l1_code_length;
95 unsigned long l1_data_a_length;
96 unsigned long l1_data_b_length;
97
98 l1_code_length = _etext_l1 - _stext_l1;
99 if (l1_code_length > L1_CODE_LENGTH)
100 l1_code_length = L1_CODE_LENGTH;
101 /* cannot complain as printk is not available as yet.
102 * But we can continue booting and complain later!
103 */
104
105 /* Copy _stext_l1 to _etext_l1 to L1 instruction SRAM */
106 dma_memcpy(_stext_l1, _l1_lma_start, l1_code_length);
107
108 l1_data_a_length = _ebss_l1 - _sdata_l1;
109 if (l1_data_a_length > L1_DATA_A_LENGTH)
110 l1_data_a_length = L1_DATA_A_LENGTH;
111
112 /* Copy _sdata_l1 to _ebss_l1 to L1 data bank A SRAM */
113 dma_memcpy(_sdata_l1, _l1_lma_start + l1_code_length, l1_data_a_length);
114
115 l1_data_b_length = _ebss_b_l1 - _sdata_b_l1;
116 if (l1_data_b_length > L1_DATA_B_LENGTH)
117 l1_data_b_length = L1_DATA_B_LENGTH;
118
119 /* Copy _sdata_b_l1 to _ebss_b_l1 to L1 data bank B SRAM */
120 dma_memcpy(_sdata_b_l1, _l1_lma_start + l1_code_length +
121 l1_data_a_length, l1_data_b_length);
122
123}
124
125/*
126 * Initial parsing of the command line. Currently, we support:
127 * - Controlling the linux memory size: mem=xxx[KMG]
128 * - Controlling the physical memory size: max_mem=xxx[KMG][$][#]
129 * $ -> reserved memory is dcacheable
130 * # -> reserved memory is icacheable
131 */
132static __init void parse_cmdline_early(char *cmdline_p)
133{
134 char c = ' ', *to = cmdline_p;
135 unsigned int memsize;
136 for (;;) {
137 if (c == ' ') {
138
139 if (!memcmp(to, "mem=", 4)) {
140 to += 4;
141 memsize = memparse(to, &to);
142 if (memsize)
143 _ramend = memsize;
144
145 } else if (!memcmp(to, "max_mem=", 8)) {
146 to += 8;
147 memsize = memparse(to, &to);
148 if (memsize) {
149 physical_mem_end = memsize;
150 if (*to != ' ') {
151 if (*to == '$'
152 || *(to + 1) == '$')
153 reserved_mem_dcache_on =
154 1;
155 if (*to == '#'
156 || *(to + 1) == '#')
157 reserved_mem_icache_on =
158 1;
159 }
160 }
ce3afa1c
RG		 161 } else if (!memcmp(to, "earlyprintk=", 12)) {
162 to += 12;
163 setup_early_printk(to);
1394f032 164 }
1394f032
BW		 165 }
166 c = *(to++);
167 if (!c)
168 break;
169 }
170}
171
172void __init setup_arch(char **cmdline_p)
173{
174 int bootmap_size;
175 unsigned long l1_length, sclk, cclk;
176#ifdef CONFIG_MTD_UCLINUX
177 unsigned long mtd_phys = 0;
178#endif
179
6e537e93
MH		 180#ifdef CONFIG_DUMMY_CONSOLE
181 conswitchp = &dummy_con;
182#endif
ce3afa1c
RG		 183
184#if defined(CONFIG_CMDLINE_BOOL)
185 strncpy(&command_line[0], CONFIG_CMDLINE, sizeof(command_line));
186 command_line[sizeof(command_line) - 1] = 0;
187#endif
188
189 /* Keep a copy of command line */
190 *cmdline_p = &command_line[0];
191 memcpy(boot_command_line, command_line, COMMAND_LINE_SIZE);
192 boot_command_line[COMMAND_LINE_SIZE - 1] = '\0';
193
194 /* setup memory defaults from the user config */
195 physical_mem_end = 0;
196 _ramend = CONFIG_MEM_SIZE * 1024 * 1024;
197
198 parse_cmdline_early(&command_line[0]);
199
1394f032
BW		 200 cclk = get_cclk();
201 sclk = get_sclk();
202
1aafd909
MF		 203#if !defined(CONFIG_BFIN_KERNEL_CLOCK)
204 if (ANOMALY_05000273 && cclk == sclk)
1394f032
BW		 205 panic("ANOMALY 05000273, SCLK can not be same as CCLK");
206#endif
207
1aafd909
MF		 208#ifdef BF561_FAMILY
209 if (ANOMALY_05000266) {
210 bfin_read_IMDMA_D0_IRQ_STATUS();
211 bfin_read_IMDMA_D1_IRQ_STATUS();
212 }
1394f032
BW		 213#endif
214
669b792c
RG		 215 printk(KERN_INFO "Hardware Trace ");
216 if (bfin_read_TBUFCTL() & 0x1 )
217 printk("Active ");
218 else
219 printk("Off ");
220 if (bfin_read_TBUFCTL() & 0x2)
221 printk("and Enabled\n");
222 else
223 printk("and Disabled\n");
224
225
1394f032
BW		 226#if defined(CONFIG_CHR_DEV_FLASH) || defined(CONFIG_BLK_DEV_FLASH)
227 /* we need to initialize the Flashrom device here since we might
228 * do things with flash early on in the boot
229 */
230 flash_probe();
231#endif
232
1394f032
BW		 233 if (physical_mem_end == 0)
234 physical_mem_end = _ramend;
235
236 /* by now the stack is part of the init task */
237 memory_end = _ramend - DMA_UNCACHED_REGION;
238
239 _ramstart = (unsigned long)__bss_stop;
240 memory_start = PAGE_ALIGN(_ramstart);
241
242#if defined(CONFIG_MTD_UCLINUX)
243 /* generic memory mapped MTD driver */
244 memory_mtd_end = memory_end;
245
246 mtd_phys = _ramstart;
247 mtd_size = PAGE_ALIGN(*((unsigned long *)(mtd_phys + 8)));
248
249# if defined(CONFIG_EXT2_FS) || defined(CONFIG_EXT3_FS)
250 if (*((unsigned short *)(mtd_phys + 0x438)) == EXT2_SUPER_MAGIC)
251 mtd_size =
252 PAGE_ALIGN(*((unsigned long *)(mtd_phys + 0x404)) << 10);
253# endif
254
255# if defined(CONFIG_CRAMFS)
256 if (*((unsigned long *)(mtd_phys)) == CRAMFS_MAGIC)
257 mtd_size = PAGE_ALIGN(*((unsigned long *)(mtd_phys + 0x4)));
258# endif
259
260# if defined(CONFIG_ROMFS_FS)
261 if (((unsigned long *)mtd_phys)[0] == ROMSB_WORD0
262 && ((unsigned long *)mtd_phys)[1] == ROMSB_WORD1)
263 mtd_size =
264 PAGE_ALIGN(be32_to_cpu(((unsigned long *)mtd_phys)[2]));
3bebca2d 265# if (defined(CONFIG_BFIN_ICACHE) && ANOMALY_05000263)
1394f032
BW		 266 /* Due to a Hardware Anomaly we need to limit the size of usable
267 * instruction memory to max 60MB, 56 if HUNT_FOR_ZERO is on
268 * 05000263 - Hardware loop corrupted when taking an ICPLB exception
269 */
270# if (defined(CONFIG_DEBUG_HUNT_FOR_ZERO))
271 if (memory_end >= 56 * 1024 * 1024)
272 memory_end = 56 * 1024 * 1024;
273# else
274 if (memory_end >= 60 * 1024 * 1024)
275 memory_end = 60 * 1024 * 1024;
276# endif /* CONFIG_DEBUG_HUNT_FOR_ZERO */
277# endif /* ANOMALY_05000263 */
278# endif /* CONFIG_ROMFS_FS */
279
280 memory_end -= mtd_size;
281
282 if (mtd_size == 0) {
283 console_init();
284 panic("Don't boot kernel without rootfs attached.\n");
285 }
286
287 /* Relocate MTD image to the top of memory after the uncached memory area */
288 dma_memcpy((char *)memory_end, __bss_stop, mtd_size);
289
290 memory_mtd_start = memory_end;
291 _ebss = memory_mtd_start; /* define _ebss for compatible */
292#endif /* CONFIG_MTD_UCLINUX */
293
3bebca2d 294#if (defined(CONFIG_BFIN_ICACHE) && ANOMALY_05000263)
1394f032
BW		 295 /* Due to a Hardware Anomaly we need to limit the size of usable
296 * instruction memory to max 60MB, 56 if HUNT_FOR_ZERO is on
297 * 05000263 - Hardware loop corrupted when taking an ICPLB exception
298 */
299#if (defined(CONFIG_DEBUG_HUNT_FOR_ZERO))
300 if (memory_end >= 56 * 1024 * 1024)
301 memory_end = 56 * 1024 * 1024;
302#else
303 if (memory_end >= 60 * 1024 * 1024)
304 memory_end = 60 * 1024 * 1024;
305#endif /* CONFIG_DEBUG_HUNT_FOR_ZERO */
306 printk(KERN_NOTICE "Warning: limiting memory to %liMB due to hardware anomaly 05000263\n", memory_end >> 20);
307#endif /* ANOMALY_05000263 */
308
309#if !defined(CONFIG_MTD_UCLINUX)
310 memory_end -= SIZE_4K; /*In case there is no valid CPLB behind memory_end make sure we don't get to close*/
311#endif
312 init_mm.start_code = (unsigned long)_stext;
313 init_mm.end_code = (unsigned long)_etext;
314 init_mm.end_data = (unsigned long)_edata;
315 init_mm.brk = (unsigned long)0;
316
317 init_leds();
318
319 printk(KERN_INFO "Blackfin support (C) 2004-2007 Analog Devices, Inc.\n");
de3025f4
JZ		 320 if (bfin_compiled_revid() == 0xffff)
321 printk(KERN_INFO "Compiled for ADSP-%s Rev any\n", CPU);
322 else if (bfin_compiled_revid() == -1)
323 printk(KERN_INFO "Compiled for ADSP-%s Rev none\n", CPU);
324 else
325 printk(KERN_INFO "Compiled for ADSP-%s Rev 0.%d\n", CPU, bfin_compiled_revid());
326 if (bfin_revid() != bfin_compiled_revid()) {
327 if (bfin_compiled_revid() == -1)
328 printk(KERN_ERR "Warning: Compiled for Rev none, but running on Rev %d\n",
329 bfin_revid());
330 else if (bfin_compiled_revid() != 0xffff)
331 printk(KERN_ERR "Warning: Compiled for Rev %d, but running on Rev %d\n",
332 bfin_compiled_revid(), bfin_revid());
333 }
1394f032
BW		 334 if (bfin_revid() < SUPPORTED_REVID)
335 printk(KERN_ERR "Warning: Unsupported Chip Revision ADSP-%s Rev 0.%d detected\n",
336 CPU, bfin_revid());
337 printk(KERN_INFO "Blackfin Linux support by http://blackfin.uclinux.org/\n");
338
b5c0e2e8 339 printk(KERN_INFO "Processor Speed: %lu MHz core clock and %lu MHz System Clock\n",
1394f032
BW		 340 cclk / 1000000, sclk / 1000000);
341
1aafd909 342 if (ANOMALY_05000273 && (cclk >> 1) <= sclk)
1394f032 343 printk("\n\n\nANOMALY_05000273: CCLK must be >= 2*SCLK !!!\n\n\n");
1394f032
BW		 344
345 printk(KERN_INFO "Board Memory: %ldMB\n", physical_mem_end >> 20);
346 printk(KERN_INFO "Kernel Managed Memory: %ldMB\n", _ramend >> 20);
347
348 printk(KERN_INFO "Memory map:\n"
349 KERN_INFO " text = 0x%p-0x%p\n"
86b73c8c 350 KERN_INFO " rodata = 0x%p-0x%p\n"
1394f032 351 KERN_INFO " data = 0x%p-0x%p\n"
86b73c8c
RG		 352 KERN_INFO " stack = 0x%p-0x%p\n"
353 KERN_INFO " init = 0x%p-0x%p\n"
1394f032
BW		 354 KERN_INFO " bss = 0x%p-0x%p\n"
355 KERN_INFO " available = 0x%p-0x%p\n"
356#ifdef CONFIG_MTD_UCLINUX
357 KERN_INFO " rootfs = 0x%p-0x%p\n"
358#endif
359#if DMA_UNCACHED_REGION > 0
360 KERN_INFO " DMA Zone = 0x%p-0x%p\n"
361#endif
362 , _stext, _etext,
86b73c8c 363 __start_rodata, __end_rodata,
1394f032 364 _sdata, _edata,
1f83b8f1 365 (void *)&init_thread_union, (void *)((int)(&init_thread_union) + 0x2000),
86b73c8c 366 __init_begin, __init_end,
1394f032 367 __bss_start, __bss_stop,
1f83b8f1 368 (void *)_ramstart, (void *)memory_end
1394f032 369#ifdef CONFIG_MTD_UCLINUX
1f83b8f1 370 , (void *)memory_mtd_start, (void *)(memory_mtd_start + mtd_size)
1394f032
BW		 371#endif
372#if DMA_UNCACHED_REGION > 0
1f83b8f1 373 , (void *)(_ramend - DMA_UNCACHED_REGION), (void *)(_ramend)
1394f032
BW		 374#endif
375 );
376
377 /*
378 * give all the memory to the bootmap allocator, tell it to put the
379 * boot mem_map at the start of memory
380 */
381 bootmap_size = init_bootmem_node(NODE_DATA(0), memory_start >> PAGE_SHIFT, /* map goes here */
382 PAGE_OFFSET >> PAGE_SHIFT,
383 memory_end >> PAGE_SHIFT);
384 /*
385 * free the usable memory, we have to make sure we do not free
386 * the bootmem bitmap so we then reserve it after freeing it :-)
387 */
388 free_bootmem(memory_start, memory_end - memory_start);
389
390 reserve_bootmem(memory_start, bootmap_size);
391 /*
392 * get kmalloc into gear
393 */
394 paging_init();
395
396 /* check the size of the l1 area */
397 l1_length = _etext_l1 - _stext_l1;
398 if (l1_length > L1_CODE_LENGTH)
34e0fc89 399 panic("L1 code memory overflow\n");
1394f032
BW		 400
401 l1_length = _ebss_l1 - _sdata_l1;
402 if (l1_length > L1_DATA_A_LENGTH)
34e0fc89 403 panic("L1 data memory overflow\n");
1394f032 404
a9c59c27 405 _bfin_swrst = bfin_read_SWRST();
a9c59c27 406
7adfb58f
BS		 407 /* Copy atomic sequences to their fixed location, and sanity check that
408 these locations are the ones that we advertise to userspace. */
409 memcpy((void *)FIXED_CODE_START, &fixed_code_start,
410 FIXED_CODE_END - FIXED_CODE_START);
411 BUG_ON((char *)&sigreturn_stub - (char *)&fixed_code_start
412 != SIGRETURN_STUB - FIXED_CODE_START);
413 BUG_ON((char *)&atomic_xchg32 - (char *)&fixed_code_start
414 != ATOMIC_XCHG32 - FIXED_CODE_START);
415 BUG_ON((char *)&atomic_cas32 - (char *)&fixed_code_start
416 != ATOMIC_CAS32 - FIXED_CODE_START);
417 BUG_ON((char *)&atomic_add32 - (char *)&fixed_code_start
418 != ATOMIC_ADD32 - FIXED_CODE_START);
419 BUG_ON((char *)&atomic_sub32 - (char *)&fixed_code_start
420 != ATOMIC_SUB32 - FIXED_CODE_START);
421 BUG_ON((char *)&atomic_ior32 - (char *)&fixed_code_start
422 != ATOMIC_IOR32 - FIXED_CODE_START);
423 BUG_ON((char *)&atomic_and32 - (char *)&fixed_code_start
424 != ATOMIC_AND32 - FIXED_CODE_START);
425 BUG_ON((char *)&atomic_xor32 - (char *)&fixed_code_start
426 != ATOMIC_XOR32 - FIXED_CODE_START);
29440a2b 427
8be80ed3 428 init_exception_vectors();
29440a2b 429 bf53x_cache_init();
1394f032
BW		 430}
431
1394f032
BW		 432static int __init topology_init(void)
433{
434#if defined (CONFIG_BF561)
c0fc525d 435 static struct cpu cpu[2];
1394f032
BW		 436 register_cpu(&cpu[0], 0);
437 register_cpu(&cpu[1], 1);
438 return 0;
439#else
c0fc525d 440 static struct cpu cpu[1];
1394f032
BW		 441 return register_cpu(cpu, 0);
442#endif
443}
444
445subsys_initcall(topology_init);
446
52a07812 447static u_long get_vco(void)
1394f032
BW		 448{
449 u_long msel;
450 u_long vco;
451
452 msel = (bfin_read_PLL_CTL() >> 9) & 0x3F;
453 if (0 == msel)
454 msel = 64;
455
456 vco = CONFIG_CLKIN_HZ;
457 vco >>= (1 & bfin_read_PLL_CTL()); /* DF bit */
458 vco = msel * vco;
459 return vco;
460}
461
2f6cf7bf 462/* Get the Core clock */
1394f032
BW		 463u_long get_cclk(void)
464{
465 u_long csel, ssel;
466 if (bfin_read_PLL_STAT() & 0x1)
467 return CONFIG_CLKIN_HZ;
468
469 ssel = bfin_read_PLL_DIV();
470 csel = ((ssel >> 4) & 0x03);
471 ssel &= 0xf;
472 if (ssel && ssel < (1 << csel)) /* SCLK > CCLK */
473 return get_vco() / ssel;
474 return get_vco() >> csel;
475}
1394f032
BW		 476EXPORT_SYMBOL(get_cclk);
477
478/* Get the System clock */
479u_long get_sclk(void)
480{
481 u_long ssel;
482
483 if (bfin_read_PLL_STAT() & 0x1)
484 return CONFIG_CLKIN_HZ;
485
486 ssel = (bfin_read_PLL_DIV() & 0xf);
487 if (0 == ssel) {
488 printk(KERN_WARNING "Invalid System Clock\n");
489 ssel = 1;
490 }
491
492 return get_vco() / ssel;
493}
1394f032
BW		 494EXPORT_SYMBOL(get_sclk);
495
2f6cf7bf
MF		 496unsigned long sclk_to_usecs(unsigned long sclk)
497{
498 return (USEC_PER_SEC * (u64)sclk) / get_sclk();
499}
500EXPORT_SYMBOL(sclk_to_usecs);
501
502unsigned long usecs_to_sclk(unsigned long usecs)
503{
504 return get_sclk() / (USEC_PER_SEC * (u64)usecs);
505}
506EXPORT_SYMBOL(usecs_to_sclk);
507
1394f032
BW		 508/*
509 * Get CPU information for use by the procfs.
510 */
511static int show_cpuinfo(struct seq_file *m, void *v)
512{
066954a3 513 char *cpu, *mmu, *fpu, *vendor, *cache;
1394f032
BW		 514 uint32_t revid;
515
516 u_long cclk = 0, sclk = 0;
517 u_int dcache_size = 0, dsup_banks = 0;
518
519 cpu = CPU;
520 mmu = "none";
521 fpu = "none";
522 revid = bfin_revid();
1394f032
BW		 523
524 cclk = get_cclk();
525 sclk = get_sclk();
526
73b0c0b0 527 switch (bfin_read_CHIPID() & CHIPID_MANUFACTURE) {
066954a3
MF		 528 case 0xca:
529 vendor = "Analog Devices";
73b0c0b0
RG		 530 break;
531 default:
066954a3
MF		 532 vendor = "unknown";
533 break;
73b0c0b0 534 }
1394f032 535
73b0c0b0
RG		 536 seq_printf(m, "processor\t: %d\n"
537 "vendor_id\t: %s\n"
538 "cpu family\t: 0x%x\n"
539 "model name\t: ADSP-%s %lu(MHz CCLK) %lu(MHz SCLK)\n"
540 "stepping\t: %d\n",
541 0,
542 vendor,
543 (bfin_read_CHIPID() & CHIPID_FAMILY),
544 cpu, cclk/1000000, sclk/1000000,
545 revid);
546
547 seq_printf(m, "cpu MHz\t\t: %lu.%03lu/%lu.%03lu\n",
548 cclk/1000000, cclk%1000000,
549 sclk/1000000, sclk%1000000);
550 seq_printf(m, "bogomips\t: %lu.%02lu\n"
551 "Calibration\t: %lu loops\n",
552 (loops_per_jiffy * HZ) / 500000,
553 ((loops_per_jiffy * HZ) / 5000) % 100,
554 (loops_per_jiffy * HZ));
555
556 /* Check Cache configutation */
1f83b8f1
MF		 557 switch (bfin_read_DMEM_CONTROL() & (1 << DMC0_P | 1 << DMC1_P)) {
558 case ACACHE_BSRAM:
066954a3 559 cache = "dbank-A/B\t: cache/sram";
1f83b8f1
MF		 560 dcache_size = 16;
561 dsup_banks = 1;
562 break;
563 case ACACHE_BCACHE:
066954a3 564 cache = "dbank-A/B\t: cache/cache";
1f83b8f1
MF		 565 dcache_size = 32;
566 dsup_banks = 2;
567 break;
568 case ASRAM_BSRAM:
066954a3 569 cache = "dbank-A/B\t: sram/sram";
1f83b8f1
MF		 570 dcache_size = 0;
571 dsup_banks = 0;
572 break;
573 default:
066954a3 574 cache = "unknown";
73b0c0b0
RG		 575 dcache_size = 0;
576 dsup_banks = 0;
1394f032
BW		 577 break;
578 }
579
73b0c0b0
RG		 580 /* Is it turned on? */
581 if (!((bfin_read_DMEM_CONTROL()) & (ENDCPLB | DMC_ENABLE)))
582 dcache_size = 0;
1394f032 583
73b0c0b0
RG		 584 seq_printf(m, "cache size\t: %d KB(L1 icache) "
585 "%d KB(L1 dcache-%s) %d KB(L2 cache)\n",
586 BFIN_ICACHESIZE / 1024, dcache_size,
587#if defined CONFIG_BFIN_WB
588 "wb"
589#elif defined CONFIG_BFIN_WT
590 "wt"
591#endif
592 , 0);
593
594 seq_printf(m, "%s\n", cache);
595
596 seq_printf(m, "icache setup\t: %d Sub-banks/%d Ways, %d Lines/Way\n",
3bebca2d 597 BFIN_ISUBBANKS, BFIN_IWAYS, BFIN_ILINES);
1394f032 598 seq_printf(m,
73b0c0b0 599 "dcache setup\t: %d Super-banks/%d Sub-banks/%d Ways, %d Lines/Way\n",
3bebca2d
RG		 600 dsup_banks, BFIN_DSUBBANKS, BFIN_DWAYS,
601 BFIN_DLINES);
602#ifdef CONFIG_BFIN_ICACHE_LOCK
1394f032
BW		 603 switch (read_iloc()) {
604 case WAY0_L:
605 seq_printf(m, "Way0 Locked-Down\n");
606 break;
607 case WAY1_L:
608 seq_printf(m, "Way1 Locked-Down\n");
609 break;
610 case WAY01_L:
611 seq_printf(m, "Way0,Way1 Locked-Down\n");
612 break;
613 case WAY2_L:
614 seq_printf(m, "Way2 Locked-Down\n");
615 break;
616 case WAY02_L:
617 seq_printf(m, "Way0,Way2 Locked-Down\n");
618 break;
619 case WAY12_L:
620 seq_printf(m, "Way1,Way2 Locked-Down\n");
621 break;
622 case WAY012_L:
623 seq_printf(m, "Way0,Way1 & Way2 Locked-Down\n");
624 break;
625 case WAY3_L:
626 seq_printf(m, "Way3 Locked-Down\n");
627 break;
628 case WAY03_L:
629 seq_printf(m, "Way0,Way3 Locked-Down\n");
630 break;
631 case WAY13_L:
632 seq_printf(m, "Way1,Way3 Locked-Down\n");
633 break;
634 case WAY013_L:
635 seq_printf(m, "Way 0,Way1,Way3 Locked-Down\n");
636 break;
637 case WAY32_L:
638 seq_printf(m, "Way3,Way2 Locked-Down\n");
639 break;
640 case WAY320_L:
641 seq_printf(m, "Way3,Way2,Way0 Locked-Down\n");
642 break;
643 case WAY321_L:
644 seq_printf(m, "Way3,Way2,Way1 Locked-Down\n");
645 break;
646 case WAYALL_L:
647 seq_printf(m, "All Ways are locked\n");
648 break;
649 default:
650 seq_printf(m, "No Ways are locked\n");
651 }
652#endif
73b0c0b0 653
066954a3 654 seq_printf(m, "board name\t: %s\n", bfin_board_name);
73b0c0b0
RG		 655 seq_printf(m, "board memory\t: %ld kB (0x%p -> 0x%p)\n",
656 physical_mem_end >> 10, (void *)0, (void *)physical_mem_end);
657 seq_printf(m, "kernel memory\t: %d kB (0x%p -> 0x%p)\n",
658 ((int)memory_end - (int)_stext) >> 10,
659 _stext,
660 (void *)memory_end);
661
1394f032
BW		 662 return 0;
663}
664
665static void *c_start(struct seq_file *m, loff_t *pos)
666{
667 return *pos < NR_CPUS ? ((void *)0x12345678) : NULL;
668}
669
670static void *c_next(struct seq_file *m, void *v, loff_t *pos)
671{
672 ++*pos;
673 return c_start(m, pos);
674}
675
676static void c_stop(struct seq_file *m, void *v)
677{
678}
679
680struct seq_operations cpuinfo_op = {
681 .start = c_start,
682 .next = c_next,
683 .stop = c_stop,
684 .show = show_cpuinfo,
685};
686
5e10b4a6 687void __init cmdline_init(const char *r0)
1394f032
BW		 688{
689 if (r0)
52a07812 690 strncpy(command_line, r0, COMMAND_LINE_SIZE);
1394f032 691}
Linux kernel - Deliverables
This page took 0.123408 seconds and 5 git commands to generate.