Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* irq-mb93493.c: MB93493 companion chip interrupt handler |
2 | * | |
1bcbba30 | 3 | * Copyright (C) 2006 Red Hat, Inc. All Rights Reserved. |
1da177e4 LT |
4 | * Written by David Howells (dhowells@redhat.com) |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License | |
8 | * as published by the Free Software Foundation; either version | |
9 | * 2 of the License, or (at your option) any later version. | |
10 | */ | |
11 | ||
1da177e4 LT |
12 | #include <linux/ptrace.h> |
13 | #include <linux/errno.h> | |
14 | #include <linux/signal.h> | |
15 | #include <linux/sched.h> | |
16 | #include <linux/ioport.h> | |
17 | #include <linux/interrupt.h> | |
18 | #include <linux/init.h> | |
19 | #include <linux/irq.h> | |
20 | ||
21 | #include <asm/io.h> | |
22 | #include <asm/system.h> | |
23 | #include <asm/bitops.h> | |
24 | #include <asm/delay.h> | |
25 | #include <asm/irq.h> | |
26 | #include <asm/irc-regs.h> | |
1da177e4 | 27 | #include <asm/mb93493-irqs.h> |
1bcbba30 | 28 | #include <asm/mb93493-regs.h> |
1da177e4 | 29 | |
1bcbba30 DH |
30 | #define IRQ_ROUTE_ONE(X) (X##_ROUTE << (X - IRQ_BASE_MB93493)) |
31 | ||
32 | #define IRQ_ROUTING \ | |
33 | (IRQ_ROUTE_ONE(IRQ_MB93493_VDC) | \ | |
34 | IRQ_ROUTE_ONE(IRQ_MB93493_VCC) | \ | |
35 | IRQ_ROUTE_ONE(IRQ_MB93493_AUDIO_OUT) | \ | |
36 | IRQ_ROUTE_ONE(IRQ_MB93493_I2C_0) | \ | |
37 | IRQ_ROUTE_ONE(IRQ_MB93493_I2C_1) | \ | |
38 | IRQ_ROUTE_ONE(IRQ_MB93493_USB) | \ | |
39 | IRQ_ROUTE_ONE(IRQ_MB93493_LOCAL_BUS) | \ | |
40 | IRQ_ROUTE_ONE(IRQ_MB93493_PCMCIA) | \ | |
41 | IRQ_ROUTE_ONE(IRQ_MB93493_GPIO) | \ | |
42 | IRQ_ROUTE_ONE(IRQ_MB93493_AUDIO_IN)) | |
1da177e4 | 43 | |
1da177e4 | 44 | /* |
1bcbba30 | 45 | * daughter board PIC operations |
1da177e4 | 46 | */ |
1bcbba30 | 47 | static void frv_mb93493_enable(unsigned int irq) |
1da177e4 | 48 | { |
1da177e4 | 49 | uint32_t iqsr; |
1bcbba30 | 50 | volatile void *piqsr; |
1da177e4 | 51 | |
1bcbba30 DH |
52 | if (IRQ_ROUTING & (1 << (irq - IRQ_BASE_MB93493))) |
53 | piqsr = __addr_MB93493_IQSR(1); | |
1da177e4 | 54 | else |
1bcbba30 | 55 | piqsr = __addr_MB93493_IQSR(0); |
1da177e4 | 56 | |
1bcbba30 DH |
57 | iqsr = readl(piqsr); |
58 | iqsr |= 1 << (irq - IRQ_BASE_MB93493 + 16); | |
59 | writel(iqsr, piqsr); | |
60 | } | |
61 | ||
62 | static void frv_mb93493_disable(unsigned int irq) | |
63 | { | |
64 | uint32_t iqsr; | |
65 | volatile void *piqsr; | |
66 | ||
67 | if (IRQ_ROUTING & (1 << (irq - IRQ_BASE_MB93493))) | |
68 | piqsr = __addr_MB93493_IQSR(1); | |
1da177e4 | 69 | else |
1bcbba30 | 70 | piqsr = __addr_MB93493_IQSR(0); |
1da177e4 | 71 | |
1bcbba30 DH |
72 | iqsr = readl(piqsr); |
73 | iqsr &= ~(1 << (irq - IRQ_BASE_MB93493 + 16)); | |
74 | writel(iqsr, piqsr); | |
1da177e4 LT |
75 | } |
76 | ||
1bcbba30 | 77 | static void frv_mb93493_ack(unsigned int irq) |
1da177e4 | 78 | { |
1bcbba30 | 79 | } |
1da177e4 | 80 | |
1bcbba30 DH |
81 | static void frv_mb93493_end(unsigned int irq) |
82 | { | |
1da177e4 LT |
83 | } |
84 | ||
1bcbba30 DH |
85 | static struct irq_chip frv_mb93493_pic = { |
86 | .name = "mb93093", | |
87 | .enable = frv_mb93493_enable, | |
88 | .disable = frv_mb93493_disable, | |
89 | .ack = frv_mb93493_ack, | |
90 | .mask = frv_mb93493_disable, | |
91 | .unmask = frv_mb93493_enable, | |
92 | .end = frv_mb93493_end, | |
93 | }; | |
94 | ||
95 | /* | |
96 | * MB93493 PIC interrupt handler | |
97 | */ | |
98 | static irqreturn_t mb93493_interrupt(int irq, void *_piqsr, struct pt_regs *regs) | |
1da177e4 | 99 | { |
1bcbba30 DH |
100 | volatile void *piqsr = _piqsr; |
101 | irqreturn_t iret = 0; | |
102 | uint32_t iqsr; | |
103 | ||
104 | iqsr = readl(piqsr); | |
105 | iqsr = iqsr & (iqsr >> 16) & 0xffff; | |
106 | ||
107 | /* poll all the triggered IRQs */ | |
108 | while (iqsr) { | |
109 | int irq; | |
110 | ||
111 | asm("scan %1,gr0,%0" : "=r"(irq) : "r"(iqsr)); | |
112 | irq = 31 - irq; | |
113 | iqsr &= ~(1 << irq); | |
114 | ||
115 | if (__do_IRQ(IRQ_BASE_MB93493 + irq, regs)) | |
116 | iret |= IRQ_HANDLED; | |
117 | } | |
118 | ||
119 | return iret; | |
1da177e4 LT |
120 | } |
121 | ||
1bcbba30 DH |
122 | /* |
123 | * define an interrupt action for each MB93493 PIC output | |
124 | * - use dev_id to indicate the MB93493 PIC input to output mappings | |
125 | */ | |
126 | static struct irqaction mb93493_irq[2] = { | |
127 | [0] = { | |
128 | .handler = mb93493_interrupt, | |
129 | .flags = IRQF_DISABLED | IRQF_SHARED, | |
130 | .mask = CPU_MASK_NONE, | |
131 | .name = "mb93493.0", | |
132 | .dev_id = (void *) __addr_MB93493_IQSR(0), | |
133 | }, | |
134 | [1] = { | |
135 | .handler = mb93493_interrupt, | |
136 | .flags = IRQF_DISABLED | IRQF_SHARED, | |
137 | .mask = CPU_MASK_NONE, | |
138 | .name = "mb93493.1", | |
139 | .dev_id = (void *) __addr_MB93493_IQSR(1), | |
140 | } | |
141 | }; | |
142 | ||
143 | /* | |
144 | * initialise the motherboard MB93493's PIC | |
145 | */ | |
146 | void __init mb93493_init(void) | |
1da177e4 | 147 | { |
1bcbba30 DH |
148 | int irq; |
149 | ||
150 | for (irq = IRQ_BASE_MB93493 + 0; irq <= IRQ_BASE_MB93493 + 10; irq++) | |
151 | set_irq_chip_and_handler(irq, &frv_mb93493_pic, handle_edge_irq); | |
152 | ||
153 | /* the MB93493 drives external IRQ inputs on the CPU PIC */ | |
154 | setup_irq(IRQ_CPU_MB93493_0, &mb93493_irq[0]); | |
155 | setup_irq(IRQ_CPU_MB93493_1, &mb93493_irq[1]); | |
1da177e4 | 156 | } |