Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* pci-frv.c: low-level PCI access routines |
2 | * | |
3 | * Copyright (C) 2003-5 Red Hat, Inc. All Rights Reserved. | |
4 | * Written by David Howells (dhowells@redhat.com) | |
5 | * - Derived from the i386 equivalent stuff | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License | |
9 | * as published by the Free Software Foundation; either version | |
10 | * 2 of the License, or (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #include <linux/types.h> | |
14 | #include <linux/kernel.h> | |
15 | #include <linux/pci.h> | |
16 | #include <linux/init.h> | |
17 | #include <linux/ioport.h> | |
18 | #include <linux/errno.h> | |
19 | ||
20 | #include "pci-frv.h" | |
21 | ||
1da177e4 LT |
22 | /* |
23 | * We need to avoid collisions with `mirrored' VGA ports | |
24 | * and other strange ISA hardware, so we always want the | |
25 | * addresses to be allocated in the 0x000-0x0ff region | |
26 | * modulo 0x400. | |
27 | * | |
28 | * Why? Because some silly external IO cards only decode | |
29 | * the low 10 bits of the IO address. The 0x00-0xff region | |
30 | * is reserved for motherboard devices that decode all 16 | |
31 | * bits, so it's ok to allocate at, say, 0x2800-0x28ff, | |
32 | * but we want to try to avoid allocating at 0x2900-0x2bff | |
33 | * which might have be mirrored at 0x0100-0x03ff.. | |
34 | */ | |
b26b2d49 | 35 | resource_size_t |
1da177e4 | 36 | pcibios_align_resource(void *data, struct resource *res, |
e31dd6e4 | 37 | resource_size_t size, resource_size_t align) |
1da177e4 | 38 | { |
b26b2d49 | 39 | resource_size_t start = res->start; |
1da177e4 | 40 | |
b26b2d49 DB |
41 | if ((res->flags & IORESOURCE_IO) && (start & 0x300)) |
42 | start = (start + 0x3ff) & ~0x3ff; | |
43 | ||
44 | return start | |
1da177e4 LT |
45 | } |
46 | ||
47 | ||
48 | /* | |
49 | * Handle resources of PCI devices. If the world were perfect, we could | |
50 | * just allocate all the resource regions and do nothing more. It isn't. | |
51 | * On the other hand, we cannot just re-allocate all devices, as it would | |
52 | * require us to know lots of host bridge internals. So we attempt to | |
53 | * keep as much of the original configuration as possible, but tweak it | |
54 | * when it's found to be wrong. | |
55 | * | |
56 | * Known BIOS problems we have to work around: | |
57 | * - I/O or memory regions not configured | |
58 | * - regions configured, but not enabled in the command register | |
59 | * - bogus I/O addresses above 64K used | |
60 | * - expansion ROMs left enabled (this may sound harmless, but given | |
61 | * the fact the PCI specs explicitly allow address decoders to be | |
62 | * shared between expansion ROMs and other resource regions, it's | |
63 | * at least dangerous) | |
64 | * | |
65 | * Our solution: | |
66 | * (1) Allocate resources for all buses behind PCI-to-PCI bridges. | |
67 | * This gives us fixed barriers on where we can allocate. | |
68 | * (2) Allocate resources for all enabled devices. If there is | |
69 | * a collision, just mark the resource as unallocated. Also | |
70 | * disable expansion ROMs during this step. | |
71 | * (3) Try to allocate resources for disabled devices. If the | |
72 | * resources were assigned correctly, everything goes well, | |
73 | * if they weren't, they won't disturb allocation of other | |
74 | * resources. | |
75 | * (4) Assign new addresses to resources which were either | |
76 | * not configured at all or misconfigured. If explicitly | |
77 | * requested by the user, configure expansion ROM address | |
78 | * as well. | |
79 | */ | |
80 | ||
81 | static void __init pcibios_allocate_bus_resources(struct list_head *bus_list) | |
82 | { | |
83 | struct list_head *ln; | |
84 | struct pci_bus *bus; | |
85 | struct pci_dev *dev; | |
86 | int idx; | |
eae91c02 | 87 | struct resource *r; |
1da177e4 LT |
88 | |
89 | /* Depth-First Search on bus tree */ | |
90 | for (ln=bus_list->next; ln != bus_list; ln=ln->next) { | |
91 | bus = pci_bus_b(ln); | |
92 | if ((dev = bus->self)) { | |
93 | for (idx = PCI_BRIDGE_RESOURCES; idx < PCI_NUM_RESOURCES; idx++) { | |
94 | r = &dev->resource[idx]; | |
95 | if (!r->start) | |
96 | continue; | |
eae91c02 | 97 | if (pci_claim_resource(dev, idx) < 0) |
1da177e4 LT |
98 | printk(KERN_ERR "PCI: Cannot allocate resource region %d of bridge %s\n", idx, pci_name(dev)); |
99 | } | |
100 | } | |
101 | pcibios_allocate_bus_resources(&bus->children); | |
102 | } | |
103 | } | |
104 | ||
105 | static void __init pcibios_allocate_resources(int pass) | |
106 | { | |
107 | struct pci_dev *dev = NULL; | |
108 | int idx, disabled; | |
109 | u16 command; | |
eae91c02 | 110 | struct resource *r; |
1da177e4 | 111 | |
619daa2e | 112 | for_each_pci_dev(dev) { |
1da177e4 LT |
113 | pci_read_config_word(dev, PCI_COMMAND, &command); |
114 | for(idx = 0; idx < 6; idx++) { | |
115 | r = &dev->resource[idx]; | |
116 | if (r->parent) /* Already allocated */ | |
117 | continue; | |
118 | if (!r->start) /* Address not assigned at all */ | |
119 | continue; | |
120 | if (r->flags & IORESOURCE_IO) | |
121 | disabled = !(command & PCI_COMMAND_IO); | |
122 | else | |
123 | disabled = !(command & PCI_COMMAND_MEMORY); | |
124 | if (pass == disabled) { | |
125 | DBG("PCI: Resource %08lx-%08lx (f=%lx, d=%d, p=%d)\n", | |
126 | r->start, r->end, r->flags, disabled, pass); | |
eae91c02 | 127 | if (pci_claim_resource(dev, idx) < 0) { |
1da177e4 LT |
128 | printk(KERN_ERR "PCI: Cannot allocate resource region %d of device %s\n", idx, pci_name(dev)); |
129 | /* We'll assign a new address later */ | |
130 | r->end -= r->start; | |
131 | r->start = 0; | |
132 | } | |
133 | } | |
134 | } | |
135 | if (!pass) { | |
136 | r = &dev->resource[PCI_ROM_RESOURCE]; | |
137 | if (r->flags & IORESOURCE_ROM_ENABLE) { | |
138 | /* Turn the ROM off, leave the resource region, but keep it unregistered. */ | |
139 | u32 reg; | |
140 | DBG("PCI: Switching off ROM of %s\n", pci_name(dev)); | |
141 | r->flags &= ~IORESOURCE_ROM_ENABLE; | |
142 | pci_read_config_dword(dev, dev->rom_base_reg, ®); | |
143 | pci_write_config_dword(dev, dev->rom_base_reg, reg & ~PCI_ROM_ADDRESS_ENABLE); | |
144 | } | |
145 | } | |
146 | } | |
147 | } | |
148 | ||
149 | static void __init pcibios_assign_resources(void) | |
150 | { | |
151 | struct pci_dev *dev = NULL; | |
152 | int idx; | |
153 | struct resource *r; | |
154 | ||
619daa2e | 155 | for_each_pci_dev(dev) { |
1da177e4 LT |
156 | int class = dev->class >> 8; |
157 | ||
158 | /* Don't touch classless devices and host bridges */ | |
159 | if (!class || class == PCI_CLASS_BRIDGE_HOST) | |
160 | continue; | |
161 | ||
162 | for(idx=0; idx<6; idx++) { | |
163 | r = &dev->resource[idx]; | |
164 | ||
165 | /* | |
166 | * Don't touch IDE controllers and I/O ports of video cards! | |
167 | */ | |
168 | if ((class == PCI_CLASS_STORAGE_IDE && idx < 4) || | |
169 | (class == PCI_CLASS_DISPLAY_VGA && (r->flags & IORESOURCE_IO))) | |
170 | continue; | |
171 | ||
172 | /* | |
173 | * We shall assign a new address to this resource, either because | |
174 | * the BIOS forgot to do so or because we have decided the old | |
175 | * address was unusable for some reason. | |
176 | */ | |
177 | if (!r->start && r->end) | |
178 | pci_assign_resource(dev, idx); | |
179 | } | |
180 | ||
181 | if (pci_probe & PCI_ASSIGN_ROMS) { | |
182 | r = &dev->resource[PCI_ROM_RESOURCE]; | |
183 | r->end -= r->start; | |
184 | r->start = 0; | |
185 | if (r->end) | |
186 | pci_assign_resource(dev, PCI_ROM_RESOURCE); | |
187 | } | |
188 | } | |
189 | } | |
190 | ||
191 | void __init pcibios_resource_survey(void) | |
192 | { | |
193 | DBG("PCI: Allocating resources\n"); | |
194 | pcibios_allocate_bus_resources(&pci_root_buses); | |
195 | pcibios_allocate_resources(0); | |
196 | pcibios_allocate_resources(1); | |
197 | pcibios_assign_resources(); | |
198 | } | |
199 | ||
1da177e4 LT |
200 | /* |
201 | * If we set up a device for bus mastering, we need to check the latency | |
202 | * timer as certain crappy BIOSes forget to set it properly. | |
203 | */ | |
204 | unsigned int pcibios_max_latency = 255; | |
205 | ||
206 | void pcibios_set_master(struct pci_dev *dev) | |
207 | { | |
208 | u8 lat; | |
209 | pci_read_config_byte(dev, PCI_LATENCY_TIMER, &lat); | |
210 | if (lat < 16) | |
211 | lat = (64 <= pcibios_max_latency) ? 64 : pcibios_max_latency; | |
212 | else if (lat > pcibios_max_latency) | |
213 | lat = pcibios_max_latency; | |
214 | else | |
215 | return; | |
216 | printk(KERN_DEBUG "PCI: Setting latency timer of device %s to %d\n", pci_name(dev), lat); | |
217 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat); | |
218 | } |