Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
fe27cb35 | 2 | * acpi-cpufreq.c - ACPI Processor P-States Driver ($Revision: 1.4 $) |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 2001, 2002 Andy Grover <andrew.grover@intel.com> | |
5 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
6 | * Copyright (C) 2002 - 2004 Dominik Brodowski <linux@brodo.de> | |
fe27cb35 | 7 | * Copyright (C) 2006 Denis Sadykov <denis.m.sadykov@intel.com> |
1da177e4 LT |
8 | * |
9 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2 of the License, or (at | |
14 | * your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, but | |
17 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
19 | * General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License along | |
22 | * with this program; if not, write to the Free Software Foundation, Inc., | |
23 | * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. | |
24 | * | |
25 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
26 | */ | |
27 | ||
1da177e4 LT |
28 | #include <linux/kernel.h> |
29 | #include <linux/module.h> | |
30 | #include <linux/init.h> | |
fe27cb35 VP |
31 | #include <linux/smp.h> |
32 | #include <linux/sched.h> | |
1da177e4 | 33 | #include <linux/cpufreq.h> |
d395bf12 | 34 | #include <linux/compiler.h> |
8adcc0c6 | 35 | #include <linux/dmi.h> |
1da177e4 LT |
36 | |
37 | #include <linux/acpi.h> | |
38 | #include <acpi/processor.h> | |
39 | ||
fe27cb35 | 40 | #include <asm/io.h> |
dde9f7ba | 41 | #include <asm/msr.h> |
fe27cb35 VP |
42 | #include <asm/processor.h> |
43 | #include <asm/cpufeature.h> | |
44 | #include <asm/delay.h> | |
45 | #include <asm/uaccess.h> | |
46 | ||
1da177e4 LT |
47 | #define dprintk(msg...) cpufreq_debug_printk(CPUFREQ_DEBUG_DRIVER, "acpi-cpufreq", msg) |
48 | ||
49 | MODULE_AUTHOR("Paul Diefenbaugh, Dominik Brodowski"); | |
50 | MODULE_DESCRIPTION("ACPI Processor P-States Driver"); | |
51 | MODULE_LICENSE("GPL"); | |
52 | ||
dde9f7ba VP |
53 | enum { |
54 | UNDEFINED_CAPABLE = 0, | |
55 | SYSTEM_INTEL_MSR_CAPABLE, | |
56 | SYSTEM_IO_CAPABLE, | |
57 | }; | |
58 | ||
59 | #define INTEL_MSR_RANGE (0xffff) | |
dfde5d62 | 60 | #define CPUID_6_ECX_APERFMPERF_CAPABILITY (0x1) |
dde9f7ba | 61 | |
fe27cb35 | 62 | struct acpi_cpufreq_data { |
64be7eed VP |
63 | struct acpi_processor_performance *acpi_data; |
64 | struct cpufreq_frequency_table *freq_table; | |
dfde5d62 | 65 | unsigned int max_freq; |
64be7eed VP |
66 | unsigned int resume; |
67 | unsigned int cpu_feature; | |
1da177e4 LT |
68 | }; |
69 | ||
64be7eed VP |
70 | static struct acpi_cpufreq_data *drv_data[NR_CPUS]; |
71 | static struct acpi_processor_performance *acpi_perf_data[NR_CPUS]; | |
1da177e4 LT |
72 | |
73 | static struct cpufreq_driver acpi_cpufreq_driver; | |
74 | ||
d395bf12 VP |
75 | static unsigned int acpi_pstate_strict; |
76 | ||
dde9f7ba VP |
77 | static int check_est_cpu(unsigned int cpuid) |
78 | { | |
79 | struct cpuinfo_x86 *cpu = &cpu_data[cpuid]; | |
80 | ||
81 | if (cpu->x86_vendor != X86_VENDOR_INTEL || | |
64be7eed | 82 | !cpu_has(cpu, X86_FEATURE_EST)) |
dde9f7ba VP |
83 | return 0; |
84 | ||
85 | return 1; | |
86 | } | |
87 | ||
dde9f7ba | 88 | static unsigned extract_io(u32 value, struct acpi_cpufreq_data *data) |
fe27cb35 | 89 | { |
64be7eed VP |
90 | struct acpi_processor_performance *perf; |
91 | int i; | |
fe27cb35 VP |
92 | |
93 | perf = data->acpi_data; | |
94 | ||
95dd7227 | 95 | for (i=0; i<perf->state_count; i++) { |
fe27cb35 VP |
96 | if (value == perf->states[i].status) |
97 | return data->freq_table[i].frequency; | |
98 | } | |
99 | return 0; | |
100 | } | |
101 | ||
dde9f7ba VP |
102 | static unsigned extract_msr(u32 msr, struct acpi_cpufreq_data *data) |
103 | { | |
104 | int i; | |
a6f6e6e6 | 105 | struct acpi_processor_performance *perf; |
dde9f7ba VP |
106 | |
107 | msr &= INTEL_MSR_RANGE; | |
a6f6e6e6 VP |
108 | perf = data->acpi_data; |
109 | ||
95dd7227 | 110 | for (i=0; data->freq_table[i].frequency != CPUFREQ_TABLE_END; i++) { |
a6f6e6e6 | 111 | if (msr == perf->states[data->freq_table[i].index].status) |
dde9f7ba VP |
112 | return data->freq_table[i].frequency; |
113 | } | |
114 | return data->freq_table[0].frequency; | |
115 | } | |
116 | ||
dde9f7ba VP |
117 | static unsigned extract_freq(u32 val, struct acpi_cpufreq_data *data) |
118 | { | |
119 | switch (data->cpu_feature) { | |
64be7eed | 120 | case SYSTEM_INTEL_MSR_CAPABLE: |
dde9f7ba | 121 | return extract_msr(val, data); |
64be7eed | 122 | case SYSTEM_IO_CAPABLE: |
dde9f7ba | 123 | return extract_io(val, data); |
64be7eed | 124 | default: |
dde9f7ba VP |
125 | return 0; |
126 | } | |
127 | } | |
128 | ||
dde9f7ba VP |
129 | struct msr_addr { |
130 | u32 reg; | |
131 | }; | |
132 | ||
fe27cb35 VP |
133 | struct io_addr { |
134 | u16 port; | |
135 | u8 bit_width; | |
136 | }; | |
137 | ||
dde9f7ba VP |
138 | typedef union { |
139 | struct msr_addr msr; | |
140 | struct io_addr io; | |
141 | } drv_addr_union; | |
142 | ||
fe27cb35 | 143 | struct drv_cmd { |
dde9f7ba | 144 | unsigned int type; |
fe27cb35 | 145 | cpumask_t mask; |
dde9f7ba | 146 | drv_addr_union addr; |
fe27cb35 VP |
147 | u32 val; |
148 | }; | |
149 | ||
150 | static void do_drv_read(struct drv_cmd *cmd) | |
1da177e4 | 151 | { |
dde9f7ba VP |
152 | u32 h; |
153 | ||
154 | switch (cmd->type) { | |
64be7eed | 155 | case SYSTEM_INTEL_MSR_CAPABLE: |
dde9f7ba VP |
156 | rdmsr(cmd->addr.msr.reg, cmd->val, h); |
157 | break; | |
64be7eed | 158 | case SYSTEM_IO_CAPABLE: |
4e581ff1 VP |
159 | acpi_os_read_port((acpi_io_address)cmd->addr.io.port, |
160 | &cmd->val, | |
161 | (u32)cmd->addr.io.bit_width); | |
dde9f7ba | 162 | break; |
64be7eed | 163 | default: |
dde9f7ba VP |
164 | break; |
165 | } | |
fe27cb35 | 166 | } |
1da177e4 | 167 | |
fe27cb35 VP |
168 | static void do_drv_write(struct drv_cmd *cmd) |
169 | { | |
13424f65 | 170 | u32 lo, hi; |
dde9f7ba VP |
171 | |
172 | switch (cmd->type) { | |
64be7eed | 173 | case SYSTEM_INTEL_MSR_CAPABLE: |
13424f65 VP |
174 | rdmsr(cmd->addr.msr.reg, lo, hi); |
175 | lo = (lo & ~INTEL_MSR_RANGE) | (cmd->val & INTEL_MSR_RANGE); | |
176 | wrmsr(cmd->addr.msr.reg, lo, hi); | |
dde9f7ba | 177 | break; |
64be7eed | 178 | case SYSTEM_IO_CAPABLE: |
4e581ff1 VP |
179 | acpi_os_write_port((acpi_io_address)cmd->addr.io.port, |
180 | cmd->val, | |
181 | (u32)cmd->addr.io.bit_width); | |
dde9f7ba | 182 | break; |
64be7eed | 183 | default: |
dde9f7ba VP |
184 | break; |
185 | } | |
fe27cb35 | 186 | } |
1da177e4 | 187 | |
95dd7227 | 188 | static void drv_read(struct drv_cmd *cmd) |
fe27cb35 | 189 | { |
64be7eed | 190 | cpumask_t saved_mask = current->cpus_allowed; |
fe27cb35 VP |
191 | cmd->val = 0; |
192 | ||
193 | set_cpus_allowed(current, cmd->mask); | |
194 | do_drv_read(cmd); | |
195 | set_cpus_allowed(current, saved_mask); | |
fe27cb35 VP |
196 | } |
197 | ||
198 | static void drv_write(struct drv_cmd *cmd) | |
199 | { | |
64be7eed VP |
200 | cpumask_t saved_mask = current->cpus_allowed; |
201 | unsigned int i; | |
fe27cb35 VP |
202 | |
203 | for_each_cpu_mask(i, cmd->mask) { | |
204 | set_cpus_allowed(current, cpumask_of_cpu(i)); | |
205 | do_drv_write(cmd); | |
1da177e4 LT |
206 | } |
207 | ||
fe27cb35 VP |
208 | set_cpus_allowed(current, saved_mask); |
209 | return; | |
210 | } | |
1da177e4 | 211 | |
fe27cb35 VP |
212 | static u32 get_cur_val(cpumask_t mask) |
213 | { | |
64be7eed VP |
214 | struct acpi_processor_performance *perf; |
215 | struct drv_cmd cmd; | |
1da177e4 | 216 | |
fe27cb35 VP |
217 | if (unlikely(cpus_empty(mask))) |
218 | return 0; | |
1da177e4 | 219 | |
dde9f7ba VP |
220 | switch (drv_data[first_cpu(mask)]->cpu_feature) { |
221 | case SYSTEM_INTEL_MSR_CAPABLE: | |
222 | cmd.type = SYSTEM_INTEL_MSR_CAPABLE; | |
223 | cmd.addr.msr.reg = MSR_IA32_PERF_STATUS; | |
224 | break; | |
225 | case SYSTEM_IO_CAPABLE: | |
226 | cmd.type = SYSTEM_IO_CAPABLE; | |
227 | perf = drv_data[first_cpu(mask)]->acpi_data; | |
228 | cmd.addr.io.port = perf->control_register.address; | |
229 | cmd.addr.io.bit_width = perf->control_register.bit_width; | |
230 | break; | |
231 | default: | |
232 | return 0; | |
233 | } | |
234 | ||
fe27cb35 | 235 | cmd.mask = mask; |
1da177e4 | 236 | |
fe27cb35 | 237 | drv_read(&cmd); |
1da177e4 | 238 | |
fe27cb35 VP |
239 | dprintk("get_cur_val = %u\n", cmd.val); |
240 | ||
241 | return cmd.val; | |
242 | } | |
1da177e4 | 243 | |
dfde5d62 VP |
244 | /* |
245 | * Return the measured active (C0) frequency on this CPU since last call | |
246 | * to this function. | |
247 | * Input: cpu number | |
248 | * Return: Average CPU frequency in terms of max frequency (zero on error) | |
249 | * | |
250 | * We use IA32_MPERF and IA32_APERF MSRs to get the measured performance | |
251 | * over a period of time, while CPU is in C0 state. | |
252 | * IA32_MPERF counts at the rate of max advertised frequency | |
253 | * IA32_APERF counts at the rate of actual CPU frequency | |
254 | * Only IA32_APERF/IA32_MPERF ratio is architecturally defined and | |
255 | * no meaning should be associated with absolute values of these MSRs. | |
256 | */ | |
257 | static unsigned int get_measured_perf(unsigned int cpu) | |
258 | { | |
259 | union { | |
260 | struct { | |
261 | u32 lo; | |
262 | u32 hi; | |
263 | } split; | |
264 | u64 whole; | |
265 | } aperf_cur, mperf_cur; | |
266 | ||
267 | cpumask_t saved_mask; | |
268 | unsigned int perf_percent; | |
269 | unsigned int retval; | |
270 | ||
271 | saved_mask = current->cpus_allowed; | |
272 | set_cpus_allowed(current, cpumask_of_cpu(cpu)); | |
273 | if (get_cpu() != cpu) { | |
274 | /* We were not able to run on requested processor */ | |
275 | put_cpu(); | |
276 | return 0; | |
277 | } | |
278 | ||
279 | rdmsr(MSR_IA32_APERF, aperf_cur.split.lo, aperf_cur.split.hi); | |
280 | rdmsr(MSR_IA32_MPERF, mperf_cur.split.lo, mperf_cur.split.hi); | |
281 | ||
282 | wrmsr(MSR_IA32_APERF, 0,0); | |
283 | wrmsr(MSR_IA32_MPERF, 0,0); | |
284 | ||
285 | #ifdef __i386__ | |
286 | /* | |
287 | * We dont want to do 64 bit divide with 32 bit kernel | |
288 | * Get an approximate value. Return failure in case we cannot get | |
289 | * an approximate value. | |
290 | */ | |
291 | if (unlikely(aperf_cur.split.hi || mperf_cur.split.hi)) { | |
292 | int shift_count; | |
293 | u32 h; | |
294 | ||
295 | h = max_t(u32, aperf_cur.split.hi, mperf_cur.split.hi); | |
296 | shift_count = fls(h); | |
297 | ||
298 | aperf_cur.whole >>= shift_count; | |
299 | mperf_cur.whole >>= shift_count; | |
300 | } | |
301 | ||
302 | if (((unsigned long)(-1) / 100) < aperf_cur.split.lo) { | |
303 | int shift_count = 7; | |
304 | aperf_cur.split.lo >>= shift_count; | |
305 | mperf_cur.split.lo >>= shift_count; | |
306 | } | |
307 | ||
95dd7227 | 308 | if (aperf_cur.split.lo && mperf_cur.split.lo) |
dfde5d62 | 309 | perf_percent = (aperf_cur.split.lo * 100) / mperf_cur.split.lo; |
95dd7227 | 310 | else |
dfde5d62 | 311 | perf_percent = 0; |
dfde5d62 VP |
312 | |
313 | #else | |
314 | if (unlikely(((unsigned long)(-1) / 100) < aperf_cur.whole)) { | |
315 | int shift_count = 7; | |
316 | aperf_cur.whole >>= shift_count; | |
317 | mperf_cur.whole >>= shift_count; | |
318 | } | |
319 | ||
95dd7227 | 320 | if (aperf_cur.whole && mperf_cur.whole) |
dfde5d62 | 321 | perf_percent = (aperf_cur.whole * 100) / mperf_cur.whole; |
95dd7227 | 322 | else |
dfde5d62 | 323 | perf_percent = 0; |
dfde5d62 VP |
324 | |
325 | #endif | |
326 | ||
327 | retval = drv_data[cpu]->max_freq * perf_percent / 100; | |
328 | ||
329 | put_cpu(); | |
330 | set_cpus_allowed(current, saved_mask); | |
331 | ||
332 | dprintk("cpu %d: performance percent %d\n", cpu, perf_percent); | |
333 | return retval; | |
334 | } | |
335 | ||
fe27cb35 VP |
336 | static unsigned int get_cur_freq_on_cpu(unsigned int cpu) |
337 | { | |
64be7eed VP |
338 | struct acpi_cpufreq_data *data = drv_data[cpu]; |
339 | unsigned int freq; | |
fe27cb35 VP |
340 | |
341 | dprintk("get_cur_freq_on_cpu (%d)\n", cpu); | |
342 | ||
343 | if (unlikely(data == NULL || | |
64be7eed | 344 | data->acpi_data == NULL || data->freq_table == NULL)) { |
fe27cb35 | 345 | return 0; |
1da177e4 LT |
346 | } |
347 | ||
fe27cb35 VP |
348 | freq = extract_freq(get_cur_val(cpumask_of_cpu(cpu)), data); |
349 | dprintk("cur freq = %u\n", freq); | |
1da177e4 | 350 | |
fe27cb35 | 351 | return freq; |
1da177e4 LT |
352 | } |
353 | ||
fe27cb35 | 354 | static unsigned int check_freqs(cpumask_t mask, unsigned int freq, |
64be7eed | 355 | struct acpi_cpufreq_data *data) |
fe27cb35 | 356 | { |
64be7eed VP |
357 | unsigned int cur_freq; |
358 | unsigned int i; | |
1da177e4 | 359 | |
95dd7227 | 360 | for (i=0; i<100; i++) { |
fe27cb35 VP |
361 | cur_freq = extract_freq(get_cur_val(mask), data); |
362 | if (cur_freq == freq) | |
363 | return 1; | |
364 | udelay(10); | |
365 | } | |
366 | return 0; | |
367 | } | |
368 | ||
369 | static int acpi_cpufreq_target(struct cpufreq_policy *policy, | |
64be7eed | 370 | unsigned int target_freq, unsigned int relation) |
1da177e4 | 371 | { |
64be7eed VP |
372 | struct acpi_cpufreq_data *data = drv_data[policy->cpu]; |
373 | struct acpi_processor_performance *perf; | |
374 | struct cpufreq_freqs freqs; | |
375 | cpumask_t online_policy_cpus; | |
376 | struct drv_cmd cmd; | |
8edc59d9 VP |
377 | unsigned int next_state = 0; /* Index into freq_table */ |
378 | unsigned int next_perf_state = 0; /* Index into perf table */ | |
64be7eed VP |
379 | unsigned int i; |
380 | int result = 0; | |
fe27cb35 VP |
381 | |
382 | dprintk("acpi_cpufreq_target %d (%d)\n", target_freq, policy->cpu); | |
383 | ||
384 | if (unlikely(data == NULL || | |
95dd7227 | 385 | data->acpi_data == NULL || data->freq_table == NULL)) { |
fe27cb35 VP |
386 | return -ENODEV; |
387 | } | |
1da177e4 | 388 | |
fe27cb35 | 389 | perf = data->acpi_data; |
1da177e4 | 390 | result = cpufreq_frequency_table_target(policy, |
64be7eed VP |
391 | data->freq_table, |
392 | target_freq, | |
393 | relation, &next_state); | |
09b4d1ee | 394 | if (unlikely(result)) |
fe27cb35 | 395 | return -ENODEV; |
09b4d1ee | 396 | |
7e1f19e5 | 397 | #ifdef CONFIG_HOTPLUG_CPU |
09b4d1ee VP |
398 | /* cpufreq holds the hotplug lock, so we are safe from here on */ |
399 | cpus_and(online_policy_cpus, cpu_online_map, policy->cpus); | |
7e1f19e5 AM |
400 | #else |
401 | online_policy_cpus = policy->cpus; | |
402 | #endif | |
1da177e4 | 403 | |
fe27cb35 | 404 | next_perf_state = data->freq_table[next_state].index; |
7650b281 | 405 | if (perf->state == next_perf_state) { |
fe27cb35 | 406 | if (unlikely(data->resume)) { |
64be7eed VP |
407 | dprintk("Called after resume, resetting to P%d\n", |
408 | next_perf_state); | |
fe27cb35 VP |
409 | data->resume = 0; |
410 | } else { | |
64be7eed VP |
411 | dprintk("Already at target state (P%d)\n", |
412 | next_perf_state); | |
fe27cb35 VP |
413 | return 0; |
414 | } | |
09b4d1ee VP |
415 | } |
416 | ||
64be7eed VP |
417 | switch (data->cpu_feature) { |
418 | case SYSTEM_INTEL_MSR_CAPABLE: | |
419 | cmd.type = SYSTEM_INTEL_MSR_CAPABLE; | |
420 | cmd.addr.msr.reg = MSR_IA32_PERF_CTL; | |
13424f65 | 421 | cmd.val = (u32) perf->states[next_perf_state].control; |
64be7eed VP |
422 | break; |
423 | case SYSTEM_IO_CAPABLE: | |
424 | cmd.type = SYSTEM_IO_CAPABLE; | |
425 | cmd.addr.io.port = perf->control_register.address; | |
426 | cmd.addr.io.bit_width = perf->control_register.bit_width; | |
427 | cmd.val = (u32) perf->states[next_perf_state].control; | |
428 | break; | |
429 | default: | |
430 | return -ENODEV; | |
431 | } | |
09b4d1ee | 432 | |
fe27cb35 | 433 | cpus_clear(cmd.mask); |
09b4d1ee | 434 | |
fe27cb35 VP |
435 | if (policy->shared_type != CPUFREQ_SHARED_TYPE_ANY) |
436 | cmd.mask = online_policy_cpus; | |
437 | else | |
438 | cpu_set(policy->cpu, cmd.mask); | |
09b4d1ee | 439 | |
8edc59d9 VP |
440 | freqs.old = perf->states[perf->state].core_frequency * 1000; |
441 | freqs.new = data->freq_table[next_state].frequency; | |
fe27cb35 VP |
442 | for_each_cpu_mask(i, cmd.mask) { |
443 | freqs.cpu = i; | |
444 | cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE); | |
09b4d1ee | 445 | } |
1da177e4 | 446 | |
fe27cb35 | 447 | drv_write(&cmd); |
09b4d1ee | 448 | |
fe27cb35 VP |
449 | if (acpi_pstate_strict) { |
450 | if (!check_freqs(cmd.mask, freqs.new, data)) { | |
451 | dprintk("acpi_cpufreq_target failed (%d)\n", | |
64be7eed | 452 | policy->cpu); |
fe27cb35 | 453 | return -EAGAIN; |
09b4d1ee VP |
454 | } |
455 | } | |
456 | ||
fe27cb35 VP |
457 | for_each_cpu_mask(i, cmd.mask) { |
458 | freqs.cpu = i; | |
459 | cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE); | |
460 | } | |
461 | perf->state = next_perf_state; | |
462 | ||
463 | return result; | |
1da177e4 LT |
464 | } |
465 | ||
64be7eed | 466 | static int acpi_cpufreq_verify(struct cpufreq_policy *policy) |
1da177e4 | 467 | { |
fe27cb35 | 468 | struct acpi_cpufreq_data *data = drv_data[policy->cpu]; |
1da177e4 LT |
469 | |
470 | dprintk("acpi_cpufreq_verify\n"); | |
471 | ||
fe27cb35 | 472 | return cpufreq_frequency_table_verify(policy, data->freq_table); |
1da177e4 LT |
473 | } |
474 | ||
1da177e4 | 475 | static unsigned long |
64be7eed | 476 | acpi_cpufreq_guess_freq(struct acpi_cpufreq_data *data, unsigned int cpu) |
1da177e4 | 477 | { |
64be7eed | 478 | struct acpi_processor_performance *perf = data->acpi_data; |
09b4d1ee | 479 | |
1da177e4 LT |
480 | if (cpu_khz) { |
481 | /* search the closest match to cpu_khz */ | |
482 | unsigned int i; | |
483 | unsigned long freq; | |
09b4d1ee | 484 | unsigned long freqn = perf->states[0].core_frequency * 1000; |
1da177e4 | 485 | |
95dd7227 | 486 | for (i=0; i<(perf->state_count-1); i++) { |
1da177e4 | 487 | freq = freqn; |
95dd7227 | 488 | freqn = perf->states[i+1].core_frequency * 1000; |
1da177e4 | 489 | if ((2 * cpu_khz) > (freqn + freq)) { |
09b4d1ee | 490 | perf->state = i; |
64be7eed | 491 | return freq; |
1da177e4 LT |
492 | } |
493 | } | |
95dd7227 | 494 | perf->state = perf->state_count-1; |
64be7eed | 495 | return freqn; |
09b4d1ee | 496 | } else { |
1da177e4 | 497 | /* assume CPU is at P0... */ |
09b4d1ee VP |
498 | perf->state = 0; |
499 | return perf->states[0].core_frequency * 1000; | |
500 | } | |
1da177e4 LT |
501 | } |
502 | ||
09b4d1ee VP |
503 | /* |
504 | * acpi_cpufreq_early_init - initialize ACPI P-States library | |
505 | * | |
506 | * Initialize the ACPI P-States library (drivers/acpi/processor_perflib.c) | |
507 | * in order to determine correct frequency and voltage pairings. We can | |
508 | * do _PDC and _PSD and find out the processor dependency for the | |
509 | * actual init that will happen later... | |
510 | */ | |
fe27cb35 | 511 | static int acpi_cpufreq_early_init(void) |
09b4d1ee | 512 | { |
64be7eed | 513 | struct acpi_processor_performance *data; |
64be7eed | 514 | unsigned int i, j; |
09b4d1ee VP |
515 | |
516 | dprintk("acpi_cpufreq_early_init\n"); | |
517 | ||
fb1bb34d | 518 | for_each_possible_cpu(i) { |
64be7eed VP |
519 | data = kzalloc(sizeof(struct acpi_processor_performance), |
520 | GFP_KERNEL); | |
09b4d1ee | 521 | if (!data) { |
45c876bf | 522 | for_each_possible_cpu(j) { |
09b4d1ee VP |
523 | kfree(acpi_perf_data[j]); |
524 | acpi_perf_data[j] = NULL; | |
525 | } | |
64be7eed | 526 | return -ENOMEM; |
09b4d1ee VP |
527 | } |
528 | acpi_perf_data[i] = data; | |
529 | } | |
530 | ||
531 | /* Do initialization in ACPI core */ | |
fe27cb35 VP |
532 | acpi_processor_preregister_performance(acpi_perf_data); |
533 | return 0; | |
09b4d1ee VP |
534 | } |
535 | ||
95625b8f | 536 | #ifdef CONFIG_SMP |
8adcc0c6 VP |
537 | /* |
538 | * Some BIOSes do SW_ANY coordination internally, either set it up in hw | |
539 | * or do it in BIOS firmware and won't inform about it to OS. If not | |
540 | * detected, this has a side effect of making CPU run at a different speed | |
541 | * than OS intended it to run at. Detect it and handle it cleanly. | |
542 | */ | |
543 | static int bios_with_sw_any_bug; | |
544 | ||
0497c8ca | 545 | static int sw_any_bug_found(struct dmi_system_id *d) |
8adcc0c6 VP |
546 | { |
547 | bios_with_sw_any_bug = 1; | |
548 | return 0; | |
549 | } | |
550 | ||
0497c8ca | 551 | static struct dmi_system_id sw_any_bug_dmi_table[] = { |
8adcc0c6 VP |
552 | { |
553 | .callback = sw_any_bug_found, | |
554 | .ident = "Supermicro Server X6DLP", | |
555 | .matches = { | |
556 | DMI_MATCH(DMI_SYS_VENDOR, "Supermicro"), | |
557 | DMI_MATCH(DMI_BIOS_VERSION, "080010"), | |
558 | DMI_MATCH(DMI_PRODUCT_NAME, "X6DLP"), | |
559 | }, | |
560 | }, | |
561 | { } | |
562 | }; | |
95625b8f | 563 | #endif |
8adcc0c6 | 564 | |
64be7eed | 565 | static int acpi_cpufreq_cpu_init(struct cpufreq_policy *policy) |
1da177e4 | 566 | { |
64be7eed VP |
567 | unsigned int i; |
568 | unsigned int valid_states = 0; | |
569 | unsigned int cpu = policy->cpu; | |
570 | struct acpi_cpufreq_data *data; | |
64be7eed VP |
571 | unsigned int result = 0; |
572 | struct cpuinfo_x86 *c = &cpu_data[policy->cpu]; | |
573 | struct acpi_processor_performance *perf; | |
1da177e4 | 574 | |
1da177e4 | 575 | dprintk("acpi_cpufreq_cpu_init\n"); |
1da177e4 | 576 | |
09b4d1ee | 577 | if (!acpi_perf_data[cpu]) |
64be7eed | 578 | return -ENODEV; |
09b4d1ee | 579 | |
fe27cb35 | 580 | data = kzalloc(sizeof(struct acpi_cpufreq_data), GFP_KERNEL); |
1da177e4 | 581 | if (!data) |
64be7eed | 582 | return -ENOMEM; |
1da177e4 | 583 | |
09b4d1ee | 584 | data->acpi_data = acpi_perf_data[cpu]; |
fe27cb35 | 585 | drv_data[cpu] = data; |
1da177e4 | 586 | |
95dd7227 | 587 | if (cpu_has(c, X86_FEATURE_CONSTANT_TSC)) |
fe27cb35 | 588 | acpi_cpufreq_driver.flags |= CPUFREQ_CONST_LOOPS; |
1da177e4 | 589 | |
fe27cb35 | 590 | result = acpi_processor_register_performance(data->acpi_data, cpu); |
1da177e4 LT |
591 | if (result) |
592 | goto err_free; | |
593 | ||
09b4d1ee | 594 | perf = data->acpi_data; |
09b4d1ee | 595 | policy->shared_type = perf->shared_type; |
95dd7227 | 596 | |
46f18e3a | 597 | /* |
95dd7227 | 598 | * Will let policy->cpus know about dependency only when software |
46f18e3a VP |
599 | * coordination is required. |
600 | */ | |
601 | if (policy->shared_type == CPUFREQ_SHARED_TYPE_ALL || | |
8adcc0c6 | 602 | policy->shared_type == CPUFREQ_SHARED_TYPE_ANY) { |
46f18e3a | 603 | policy->cpus = perf->shared_cpu_map; |
8adcc0c6 VP |
604 | } |
605 | ||
606 | #ifdef CONFIG_SMP | |
607 | dmi_check_system(sw_any_bug_dmi_table); | |
608 | if (bios_with_sw_any_bug && cpus_weight(policy->cpus) == 1) { | |
609 | policy->shared_type = CPUFREQ_SHARED_TYPE_ALL; | |
610 | policy->cpus = cpu_core_map[cpu]; | |
611 | } | |
612 | #endif | |
09b4d1ee | 613 | |
1da177e4 | 614 | /* capability check */ |
09b4d1ee | 615 | if (perf->state_count <= 1) { |
1da177e4 LT |
616 | dprintk("No P-States\n"); |
617 | result = -ENODEV; | |
618 | goto err_unreg; | |
619 | } | |
09b4d1ee | 620 | |
fe27cb35 VP |
621 | if (perf->control_register.space_id != perf->status_register.space_id) { |
622 | result = -ENODEV; | |
623 | goto err_unreg; | |
624 | } | |
625 | ||
626 | switch (perf->control_register.space_id) { | |
64be7eed | 627 | case ACPI_ADR_SPACE_SYSTEM_IO: |
fe27cb35 | 628 | dprintk("SYSTEM IO addr space\n"); |
dde9f7ba VP |
629 | data->cpu_feature = SYSTEM_IO_CAPABLE; |
630 | break; | |
64be7eed | 631 | case ACPI_ADR_SPACE_FIXED_HARDWARE: |
dde9f7ba VP |
632 | dprintk("HARDWARE addr space\n"); |
633 | if (!check_est_cpu(cpu)) { | |
634 | result = -ENODEV; | |
635 | goto err_unreg; | |
636 | } | |
637 | data->cpu_feature = SYSTEM_INTEL_MSR_CAPABLE; | |
fe27cb35 | 638 | break; |
64be7eed | 639 | default: |
fe27cb35 | 640 | dprintk("Unknown addr space %d\n", |
64be7eed | 641 | (u32) (perf->control_register.space_id)); |
1da177e4 LT |
642 | result = -ENODEV; |
643 | goto err_unreg; | |
644 | } | |
645 | ||
95dd7227 DJ |
646 | data->freq_table = kmalloc(sizeof(struct cpufreq_frequency_table) * |
647 | (perf->state_count+1), GFP_KERNEL); | |
1da177e4 LT |
648 | if (!data->freq_table) { |
649 | result = -ENOMEM; | |
650 | goto err_unreg; | |
651 | } | |
652 | ||
653 | /* detect transition latency */ | |
654 | policy->cpuinfo.transition_latency = 0; | |
95dd7227 | 655 | for (i=0; i<perf->state_count; i++) { |
64be7eed VP |
656 | if ((perf->states[i].transition_latency * 1000) > |
657 | policy->cpuinfo.transition_latency) | |
658 | policy->cpuinfo.transition_latency = | |
659 | perf->states[i].transition_latency * 1000; | |
1da177e4 LT |
660 | } |
661 | policy->governor = CPUFREQ_DEFAULT_GOVERNOR; | |
662 | ||
dfde5d62 | 663 | data->max_freq = perf->states[0].core_frequency * 1000; |
1da177e4 | 664 | /* table init */ |
95dd7227 | 665 | for (i=0; i<perf->state_count; i++) { |
3cdf552b ZR |
666 | if (i>0 && perf->states[i].core_frequency >= |
667 | data->freq_table[valid_states-1].frequency / 1000) | |
fe27cb35 VP |
668 | continue; |
669 | ||
670 | data->freq_table[valid_states].index = i; | |
671 | data->freq_table[valid_states].frequency = | |
64be7eed | 672 | perf->states[i].core_frequency * 1000; |
fe27cb35 | 673 | valid_states++; |
1da177e4 | 674 | } |
3d4a7ef3 | 675 | data->freq_table[valid_states].frequency = CPUFREQ_TABLE_END; |
8edc59d9 | 676 | perf->state = 0; |
1da177e4 LT |
677 | |
678 | result = cpufreq_frequency_table_cpuinfo(policy, data->freq_table); | |
95dd7227 | 679 | if (result) |
1da177e4 | 680 | goto err_freqfree; |
1da177e4 | 681 | |
a507ac4b | 682 | switch (perf->control_register.space_id) { |
64be7eed | 683 | case ACPI_ADR_SPACE_SYSTEM_IO: |
dde9f7ba VP |
684 | /* Current speed is unknown and not detectable by IO port */ |
685 | policy->cur = acpi_cpufreq_guess_freq(data, policy->cpu); | |
686 | break; | |
64be7eed | 687 | case ACPI_ADR_SPACE_FIXED_HARDWARE: |
7650b281 | 688 | acpi_cpufreq_driver.get = get_cur_freq_on_cpu; |
a507ac4b | 689 | policy->cur = get_cur_freq_on_cpu(cpu); |
dde9f7ba | 690 | break; |
64be7eed | 691 | default: |
dde9f7ba VP |
692 | break; |
693 | } | |
694 | ||
1da177e4 LT |
695 | /* notify BIOS that we exist */ |
696 | acpi_processor_notify_smm(THIS_MODULE); | |
697 | ||
dfde5d62 VP |
698 | /* Check for APERF/MPERF support in hardware */ |
699 | if (c->x86_vendor == X86_VENDOR_INTEL && c->cpuid_level >= 6) { | |
700 | unsigned int ecx; | |
701 | ecx = cpuid_ecx(6); | |
95dd7227 | 702 | if (ecx & CPUID_6_ECX_APERFMPERF_CAPABILITY) |
dfde5d62 | 703 | acpi_cpufreq_driver.getavg = get_measured_perf; |
dfde5d62 VP |
704 | } |
705 | ||
fe27cb35 | 706 | dprintk("CPU%u - ACPI performance management activated.\n", cpu); |
09b4d1ee | 707 | for (i = 0; i < perf->state_count; i++) |
1da177e4 | 708 | dprintk(" %cP%d: %d MHz, %d mW, %d uS\n", |
64be7eed | 709 | (i == perf->state ? '*' : ' '), i, |
09b4d1ee VP |
710 | (u32) perf->states[i].core_frequency, |
711 | (u32) perf->states[i].power, | |
712 | (u32) perf->states[i].transition_latency); | |
1da177e4 LT |
713 | |
714 | cpufreq_frequency_table_get_attr(data->freq_table, policy->cpu); | |
64be7eed | 715 | |
4b31e774 DB |
716 | /* |
717 | * the first call to ->target() should result in us actually | |
718 | * writing something to the appropriate registers. | |
719 | */ | |
720 | data->resume = 1; | |
64be7eed | 721 | |
fe27cb35 | 722 | return result; |
1da177e4 | 723 | |
95dd7227 | 724 | err_freqfree: |
1da177e4 | 725 | kfree(data->freq_table); |
95dd7227 | 726 | err_unreg: |
09b4d1ee | 727 | acpi_processor_unregister_performance(perf, cpu); |
95dd7227 | 728 | err_free: |
1da177e4 | 729 | kfree(data); |
fe27cb35 | 730 | drv_data[cpu] = NULL; |
1da177e4 | 731 | |
64be7eed | 732 | return result; |
1da177e4 LT |
733 | } |
734 | ||
64be7eed | 735 | static int acpi_cpufreq_cpu_exit(struct cpufreq_policy *policy) |
1da177e4 | 736 | { |
fe27cb35 | 737 | struct acpi_cpufreq_data *data = drv_data[policy->cpu]; |
1da177e4 | 738 | |
1da177e4 LT |
739 | dprintk("acpi_cpufreq_cpu_exit\n"); |
740 | ||
741 | if (data) { | |
742 | cpufreq_frequency_table_put_attr(policy->cpu); | |
fe27cb35 | 743 | drv_data[policy->cpu] = NULL; |
64be7eed VP |
744 | acpi_processor_unregister_performance(data->acpi_data, |
745 | policy->cpu); | |
1da177e4 LT |
746 | kfree(data); |
747 | } | |
748 | ||
64be7eed | 749 | return 0; |
1da177e4 LT |
750 | } |
751 | ||
64be7eed | 752 | static int acpi_cpufreq_resume(struct cpufreq_policy *policy) |
1da177e4 | 753 | { |
fe27cb35 | 754 | struct acpi_cpufreq_data *data = drv_data[policy->cpu]; |
1da177e4 | 755 | |
1da177e4 LT |
756 | dprintk("acpi_cpufreq_resume\n"); |
757 | ||
758 | data->resume = 1; | |
759 | ||
64be7eed | 760 | return 0; |
1da177e4 LT |
761 | } |
762 | ||
64be7eed | 763 | static struct freq_attr *acpi_cpufreq_attr[] = { |
1da177e4 LT |
764 | &cpufreq_freq_attr_scaling_available_freqs, |
765 | NULL, | |
766 | }; | |
767 | ||
768 | static struct cpufreq_driver acpi_cpufreq_driver = { | |
64be7eed VP |
769 | .verify = acpi_cpufreq_verify, |
770 | .target = acpi_cpufreq_target, | |
64be7eed VP |
771 | .init = acpi_cpufreq_cpu_init, |
772 | .exit = acpi_cpufreq_cpu_exit, | |
773 | .resume = acpi_cpufreq_resume, | |
774 | .name = "acpi-cpufreq", | |
775 | .owner = THIS_MODULE, | |
776 | .attr = acpi_cpufreq_attr, | |
1da177e4 LT |
777 | }; |
778 | ||
64be7eed | 779 | static int __init acpi_cpufreq_init(void) |
1da177e4 | 780 | { |
1da177e4 LT |
781 | dprintk("acpi_cpufreq_init\n"); |
782 | ||
fe27cb35 | 783 | acpi_cpufreq_early_init(); |
09b4d1ee | 784 | |
64be7eed | 785 | return cpufreq_register_driver(&acpi_cpufreq_driver); |
1da177e4 LT |
786 | } |
787 | ||
64be7eed | 788 | static void __exit acpi_cpufreq_exit(void) |
1da177e4 | 789 | { |
64be7eed | 790 | unsigned int i; |
1da177e4 LT |
791 | dprintk("acpi_cpufreq_exit\n"); |
792 | ||
793 | cpufreq_unregister_driver(&acpi_cpufreq_driver); | |
794 | ||
fb1bb34d | 795 | for_each_possible_cpu(i) { |
09b4d1ee VP |
796 | kfree(acpi_perf_data[i]); |
797 | acpi_perf_data[i] = NULL; | |
798 | } | |
1da177e4 LT |
799 | return; |
800 | } | |
801 | ||
d395bf12 | 802 | module_param(acpi_pstate_strict, uint, 0644); |
64be7eed | 803 | MODULE_PARM_DESC(acpi_pstate_strict, |
95dd7227 DJ |
804 | "value 0 or non-zero. non-zero -> strict ACPI checks are " |
805 | "performed during frequency changes."); | |
1da177e4 LT |
806 | |
807 | late_initcall(acpi_cpufreq_init); | |
808 | module_exit(acpi_cpufreq_exit); | |
809 | ||
810 | MODULE_ALIAS("acpi"); |