[deliverable/linux.git] / arch / ia64 / kernel / time.c

/*
 * linux/arch/ia64/kernel/time.c
 *
 * Copyright (C) 1998-2003 Hewlett-Packard Co
 *	Stephane Eranian <eranian@hpl.hp.com>
 *	David Mosberger <davidm@hpl.hp.com>
 * Copyright (C) 1999 Don Dugger <don.dugger@intel.com>
 * Copyright (C) 1999-2000 VA Linux Systems
 * Copyright (C) 1999-2000 Walt Drummond <drummond@valinux.com>
 */

#include <linux/cpu.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/profile.h>
#include <linux/sched.h>
#include <linux/time.h>
#include <linux/interrupt.h>
#include <linux/efi.h>
#include <linux/timex.h>
#include <linux/clocksource.h>

#include <asm/machvec.h>
#include <asm/delay.h>
#include <asm/hw_irq.h>
#include <asm/ptrace.h>
#include <asm/sal.h>
#include <asm/sections.h>
#include <asm/system.h>

#include "fsyscall_gtod_data.h"

static cycle_t itc_get_cycles(void);

struct fsyscall_gtod_data_t fsyscall_gtod_data = {
	.lock = SEQLOCK_UNLOCKED,
};

struct itc_jitter_data_t itc_jitter_data;

volatile int time_keeper_id = 0; /* smp_processor_id() of time-keeper */

#ifdef CONFIG_IA64_DEBUG_IRQ

unsigned long last_cli_ip;
EXPORT_SYMBOL(last_cli_ip);

#endif

static struct clocksource clocksource_itc = {
        .name           = "itc",
        .rating         = 350,
        .read           = itc_get_cycles,
        .mask           = CLOCKSOURCE_MASK(64),
        .mult           = 0, /*to be caluclated*/
        .shift          = 16,
        .flags          = CLOCK_SOURCE_IS_CONTINUOUS,
};
static struct clocksource *itc_clocksource;

static irqreturn_t
timer_interrupt (int irq, void *dev_id)
{
	unsigned long new_itm;

	if (unlikely(cpu_is_offline(smp_processor_id()))) {
		return IRQ_HANDLED;
	}

	platform_timer_interrupt(irq, dev_id);

	new_itm = local_cpu_data->itm_next;

	if (!time_after(ia64_get_itc(), new_itm))
		printk(KERN_ERR "Oops: timer tick before it's due (itc=%lx,itm=%lx)\n",
		       ia64_get_itc(), new_itm);

	profile_tick(CPU_PROFILING);

	while (1) {
		update_process_times(user_mode(get_irq_regs()));

		new_itm += local_cpu_data->itm_delta;

		if (smp_processor_id() == time_keeper_id) {
			/*
			 * Here we are in the timer irq handler. We have irqs locally
			 * disabled, but we don't know if the timer_bh is running on
			 * another CPU. We need to avoid to SMP race by acquiring the
			 * xtime_lock.
			 */
			write_seqlock(&xtime_lock);
			do_timer(1);
			local_cpu_data->itm_next = new_itm;
			write_sequnlock(&xtime_lock);
		} else
			local_cpu_data->itm_next = new_itm;

		if (time_after(new_itm, ia64_get_itc()))
			break;

		/*
		 * Allow IPIs to interrupt the timer loop.
		 */
		local_irq_enable();
		local_irq_disable();
	}

	do {
		/*
		 * If we're too close to the next clock tick for
		 * comfort, we increase the safety margin by
		 * intentionally dropping the next tick(s).  We do NOT
		 * update itm.next because that would force us to call
		 * do_timer() which in turn would let our clock run
		 * too fast (with the potentially devastating effect
		 * of losing monotony of time).
		 */
		while (!time_after(new_itm, ia64_get_itc() + local_cpu_data->itm_delta/2))
			new_itm += local_cpu_data->itm_delta;
		ia64_set_itm(new_itm);
		/* double check, in case we got hit by a (slow) PMI: */
	} while (time_after_eq(ia64_get_itc(), new_itm));
	return IRQ_HANDLED;
}

/*
 * Encapsulate access to the itm structure for SMP.
 */
void
ia64_cpu_local_tick (void)
{
	int cpu = smp_processor_id();
	unsigned long shift = 0, delta;

	/* arrange for the cycle counter to generate a timer interrupt: */
	ia64_set_itv(IA64_TIMER_VECTOR);

	delta = local_cpu_data->itm_delta;
	/*
	 * Stagger the timer tick for each CPU so they don't occur all at (almost) the
	 * same time:
	 */
	if (cpu) {
		unsigned long hi = 1UL << ia64_fls(cpu);
		shift = (2*(cpu - hi) + 1) * delta/hi/2;
	}
	local_cpu_data->itm_next = ia64_get_itc() + delta + shift;
	ia64_set_itm(local_cpu_data->itm_next);
}

static int nojitter;

static int __init nojitter_setup(char *str)
{
	nojitter = 1;
	printk("Jitter checking for ITC timers disabled\n");
	return 1;
}

__setup("nojitter", nojitter_setup);


void __devinit
ia64_init_itm (void)
{
	unsigned long platform_base_freq, itc_freq;
	struct pal_freq_ratio itc_ratio, proc_ratio;
	long status, platform_base_drift, itc_drift;

	/*
	 * According to SAL v2.6, we need to use a SAL call to determine the platform base
	 * frequency and then a PAL call to determine the frequency ratio between the ITC
	 * and the base frequency.
	 */
	status = ia64_sal_freq_base(SAL_FREQ_BASE_PLATFORM,
				    &platform_base_freq, &platform_base_drift);
	if (status != 0) {
		printk(KERN_ERR "SAL_FREQ_BASE_PLATFORM failed: %s\n", ia64_sal_strerror(status));
	} else {
		status = ia64_pal_freq_ratios(&proc_ratio, NULL, &itc_ratio);
		if (status != 0)
			printk(KERN_ERR "PAL_FREQ_RATIOS failed with status=%ld\n", status);
	}
	if (status != 0) {
		/* invent "random" values */
		printk(KERN_ERR
		       "SAL/PAL failed to obtain frequency info---inventing reasonable values\n");
		platform_base_freq = 100000000;
		platform_base_drift = -1;	/* no drift info */
		itc_ratio.num = 3;
		itc_ratio.den = 1;
	}
	if (platform_base_freq < 40000000) {
		printk(KERN_ERR "Platform base frequency %lu bogus---resetting to 75MHz!\n",
		       platform_base_freq);
		platform_base_freq = 75000000;
		platform_base_drift = -1;
	}
	if (!proc_ratio.den)
		proc_ratio.den = 1;	/* avoid division by zero */
	if (!itc_ratio.den)
		itc_ratio.den = 1;	/* avoid division by zero */

	itc_freq = (platform_base_freq*itc_ratio.num)/itc_ratio.den;

	local_cpu_data->itm_delta = (itc_freq + HZ/2) / HZ;
	printk(KERN_DEBUG "CPU %d: base freq=%lu.%03luMHz, ITC ratio=%u/%u, "
	       "ITC freq=%lu.%03luMHz", smp_processor_id(),
	       platform_base_freq / 1000000, (platform_base_freq / 1000) % 1000,
	       itc_ratio.num, itc_ratio.den, itc_freq / 1000000, (itc_freq / 1000) % 1000);

	if (platform_base_drift != -1) {
		itc_drift = platform_base_drift*itc_ratio.num/itc_ratio.den;
		printk("+/-%ldppm\n", itc_drift);
	} else {
		itc_drift = -1;
		printk("\n");
	}

	local_cpu_data->proc_freq = (platform_base_freq*proc_ratio.num)/proc_ratio.den;
	local_cpu_data->itc_freq = itc_freq;
	local_cpu_data->cyc_per_usec = (itc_freq + USEC_PER_SEC/2) / USEC_PER_SEC;
	local_cpu_data->nsec_per_cyc = ((NSEC_PER_SEC<<IA64_NSEC_PER_CYC_SHIFT)
					+ itc_freq/2)/itc_freq;

	if (!(sal_platform_features & IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT)) {
#ifdef CONFIG_SMP
		/* On IA64 in an SMP configuration ITCs are never accurately synchronized.
		 * Jitter compensation requires a cmpxchg which may limit
		 * the scalability of the syscalls for retrieving time.
		 * The ITC synchronization is usually successful to within a few
		 * ITC ticks but this is not a sure thing. If you need to improve
		 * timer performance in SMP situations then boot the kernel with the
		 * "nojitter" option. However, doing so may result in time fluctuating (maybe
		 * even going backward) if the ITC offsets between the individual CPUs
		 * are too large.
		 */
		if (!nojitter)
			itc_jitter_data.itc_jitter = 1;
#endif
	} else
		/*
		 * ITC is drifty and we have not synchronized the ITCs in smpboot.c.
		 * ITC values may fluctuate significantly between processors.
		 * Clock should not be used for hrtimers. Mark itc as only
		 * useful for boot and testing.
		 *
		 * Note that jitter compensation is off! There is no point of
		 * synchronizing ITCs since they may be large differentials
		 * that change over time.
		 *
		 * The only way to fix this would be to repeatedly sync the
		 * ITCs. Until that time we have to avoid ITC.
		 */
		clocksource_itc.rating = 50;

	/* Setup the CPU local timer tick */
	ia64_cpu_local_tick();

	if (!itc_clocksource) {
		/* Sort out mult/shift values: */
		clocksource_itc.mult =
			clocksource_hz2mult(local_cpu_data->itc_freq,
						clocksource_itc.shift);
		clocksource_register(&clocksource_itc);
		itc_clocksource = &clocksource_itc;
	}
}

static cycle_t itc_get_cycles(void)
{
	u64 lcycle, now, ret;

	if (!itc_jitter_data.itc_jitter)
		return get_cycles();

	lcycle = itc_jitter_data.itc_lastcycle;
	now = get_cycles();
	if (lcycle && time_after(lcycle, now))
		return lcycle;

	/*
	 * Keep track of the last timer value returned.
	 * In an SMP environment, you could lose out in contention of
	 * cmpxchg. If so, your cmpxchg returns new value which the
	 * winner of contention updated to. Use the new value instead.
	 */
	ret = cmpxchg(&itc_jitter_data.itc_lastcycle, lcycle, now);
	if (unlikely(ret != lcycle))
		return ret;

	return now;
}


static struct irqaction timer_irqaction = {
	.handler =	timer_interrupt,
	.flags =	IRQF_DISABLED | IRQF_IRQPOLL,
	.name =		"timer"
};

void __devinit ia64_disable_timer(void)
{
	ia64_set_itv(1 << 16);
}

void __init
time_init (void)
{
	register_percpu_irq(IA64_TIMER_VECTOR, &timer_irqaction);
	efi_gettimeofday(&xtime);
	ia64_init_itm();

	/*
	 * Initialize wall_to_monotonic such that adding it to xtime will yield zero, the
	 * tv_nsec field must be normalized (i.e., 0 <= nsec < NSEC_PER_SEC).
	 */
	set_normalized_timespec(&wall_to_monotonic, -xtime.tv_sec, -xtime.tv_nsec);
}

/*
 * Generic udelay assumes that if preemption is allowed and the thread
 * migrates to another CPU, that the ITC values are synchronized across
 * all CPUs.
 */
static void
ia64_itc_udelay (unsigned long usecs)
{
	unsigned long start = ia64_get_itc();
	unsigned long end = start + usecs*local_cpu_data->cyc_per_usec;

	while (time_before(ia64_get_itc(), end))
		cpu_relax();
}

void (*ia64_udelay)(unsigned long usecs) = &ia64_itc_udelay;

void
udelay (unsigned long usecs)
{
	(*ia64_udelay)(usecs);
}
EXPORT_SYMBOL(udelay);

static unsigned long long ia64_itc_printk_clock(void)
{
	if (ia64_get_kr(IA64_KR_PER_CPU_DATA))
		return sched_clock();
	return 0;
}

static unsigned long long ia64_default_printk_clock(void)
{
	return (unsigned long long)(jiffies_64 - INITIAL_JIFFIES) *
		(1000000000/HZ);
}

unsigned long long (*ia64_printk_clock)(void) = &ia64_default_printk_clock;

unsigned long long printk_clock(void)
{
	return ia64_printk_clock();
}

void __init
ia64_setup_printk_clock(void)
{
	if (!(sal_platform_features & IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT))
		ia64_printk_clock = ia64_itc_printk_clock;
}

/* IA64 doesn't cache the timezone */
void update_vsyscall_tz(void)
{
}

void update_vsyscall(struct timespec *wall, struct clocksource *c)
{
        unsigned long flags;

        write_seqlock_irqsave(&fsyscall_gtod_data.lock, flags);

        /* copy fsyscall clock data */
        fsyscall_gtod_data.clk_mask = c->mask;
        fsyscall_gtod_data.clk_mult = c->mult;
        fsyscall_gtod_data.clk_shift = c->shift;
        fsyscall_gtod_data.clk_fsys_mmio = c->fsys_mmio;
        fsyscall_gtod_data.clk_cycle_last = c->cycle_last;

	/* copy kernel time structures */
        fsyscall_gtod_data.wall_time.tv_sec = wall->tv_sec;
        fsyscall_gtod_data.wall_time.tv_nsec = wall->tv_nsec;
        fsyscall_gtod_data.monotonic_time.tv_sec = wall_to_monotonic.tv_sec
							+ wall->tv_sec;
        fsyscall_gtod_data.monotonic_time.tv_nsec = wall_to_monotonic.tv_nsec
							+ wall->tv_nsec;

	/* normalize */
	while (fsyscall_gtod_data.monotonic_time.tv_nsec >= NSEC_PER_SEC) {
		fsyscall_gtod_data.monotonic_time.tv_nsec -= NSEC_PER_SEC;
		fsyscall_gtod_data.monotonic_time.tv_sec++;
	}

        write_sequnlock_irqrestore(&fsyscall_gtod_data.lock, flags);
}
Commit	Line	Data
1da177e4 LT	1	/*
	2	* linux/arch/ia64/kernel/time.c
	3	*
	4	* Copyright (C) 1998-2003 Hewlett-Packard Co
	5	* Stephane Eranian <eranian@hpl.hp.com>
	6	* David Mosberger <davidm@hpl.hp.com>
	7	* Copyright (C) 1999 Don Dugger <don.dugger@intel.com>
	8	* Copyright (C) 1999-2000 VA Linux Systems
	9	* Copyright (C) 1999-2000 Walt Drummond <drummond@valinux.com>
	10	*/
1da177e4 LT	11
	12	#include <linux/cpu.h>
	13	#include <linux/init.h>
	14	#include <linux/kernel.h>
	15	#include <linux/module.h>
	16	#include <linux/profile.h>
	17	#include <linux/sched.h>
	18	#include <linux/time.h>
	19	#include <linux/interrupt.h>
	20	#include <linux/efi.h>
1da177e4	21	#include <linux/timex.h>
0aa366f3	22	#include <linux/clocksource.h>
1da177e4 LT	23
	24	#include <asm/machvec.h>
	25	#include <asm/delay.h>
	26	#include <asm/hw_irq.h>
	27	#include <asm/ptrace.h>
	28	#include <asm/sal.h>
	29	#include <asm/sections.h>
	30	#include <asm/system.h>
	31
0aa366f3 TL	32	#include "fsyscall_gtod_data.h"
	33
	34	static cycle_t itc_get_cycles(void);
	35
	36	struct fsyscall_gtod_data_t fsyscall_gtod_data = {
	37	.lock = SEQLOCK_UNLOCKED,
	38	};
	39
	40	struct itc_jitter_data_t itc_jitter_data;
	41
ff741906	42	volatile int time_keeper_id = 0; /* smp_processor_id() of time-keeper */
1da177e4 LT	43
	44	#ifdef CONFIG_IA64_DEBUG_IRQ
	45
	46	unsigned long last_cli_ip;
	47	EXPORT_SYMBOL(last_cli_ip);
	48
	49	#endif
	50
0aa366f3 TL	51	static struct clocksource clocksource_itc = {
	52	.name = "itc",
	53	.rating = 350,
	54	.read = itc_get_cycles,
712aaa1c	55	.mask = CLOCKSOURCE_MASK(64),
0aa366f3 TL	56	.mult = 0, /to be caluclated/
	57	.shift = 16,
	58	.flags = CLOCK_SOURCE_IS_CONTINUOUS,
1da177e4	59	};
0aa366f3	60	static struct clocksource *itc_clocksource;
1da177e4 LT	61
1da177e4 LT	62	static irqreturn_t
7d12e780	63	timer_interrupt (int irq, void *dev_id)
1da177e4 LT	64	{
	65	unsigned long new_itm;
	66
	67	if (unlikely(cpu_is_offline(smp_processor_id()))) {
	68	return IRQ_HANDLED;
	69	}
	70
7d12e780	71	platform_timer_interrupt(irq, dev_id);
1da177e4 LT	72
	73	new_itm = local_cpu_data->itm_next;
	74
	75	if (!time_after(ia64_get_itc(), new_itm))
	76	printk(KERN_ERR "Oops: timer tick before it's due (itc=%lx,itm=%lx)\n",
	77	ia64_get_itc(), new_itm);
	78
7d12e780	79	profile_tick(CPU_PROFILING);
1da177e4 LT	80
1da177e4 LT	81	while (1) {
7d12e780	82	update_process_times(user_mode(get_irq_regs()));
1da177e4 LT	83
	84	new_itm += local_cpu_data->itm_delta;
	85
ff741906	86	if (smp_processor_id() == time_keeper_id) {
1da177e4 LT	87	/*
	88	* Here we are in the timer irq handler. We have irqs locally
	89	* disabled, but we don't know if the timer_bh is running on
	90	* another CPU. We need to avoid to SMP race by acquiring the
	91	* xtime_lock.
	92	*/
	93	write_seqlock(&xtime_lock);
3171a030	94	do_timer(1);
1da177e4 LT	95	local_cpu_data->itm_next = new_itm;
	96	write_sequnlock(&xtime_lock);
	97	} else
	98	local_cpu_data->itm_next = new_itm;
	99
	100	if (time_after(new_itm, ia64_get_itc()))
	101	break;
accaddb2 JS	102
	103	/*
	104	* Allow IPIs to interrupt the timer loop.
	105	*/
	106	local_irq_enable();
	107	local_irq_disable();
1da177e4 LT	108	}
	109
	110	do {
	111	/*
	112	* If we're too close to the next clock tick for
	113	* comfort, we increase the safety margin by
	114	* intentionally dropping the next tick(s). We do NOT
	115	* update itm.next because that would force us to call
	116	* do_timer() which in turn would let our clock run
	117	* too fast (with the potentially devastating effect
	118	* of losing monotony of time).
	119	*/
	120	while (!time_after(new_itm, ia64_get_itc() + local_cpu_data->itm_delta/2))
	121	new_itm += local_cpu_data->itm_delta;
	122	ia64_set_itm(new_itm);
	123	/* double check, in case we got hit by a (slow) PMI: */
	124	} while (time_after_eq(ia64_get_itc(), new_itm));
	125	return IRQ_HANDLED;
	126	}
	127
	128	/*
	129	* Encapsulate access to the itm structure for SMP.
	130	*/
	131	void
	132	ia64_cpu_local_tick (void)
	133	{
	134	int cpu = smp_processor_id();
	135	unsigned long shift = 0, delta;
	136
	137	/* arrange for the cycle counter to generate a timer interrupt: */
	138	ia64_set_itv(IA64_TIMER_VECTOR);
	139
	140	delta = local_cpu_data->itm_delta;
	141	/*
	142	* Stagger the timer tick for each CPU so they don't occur all at (almost) the
	143	* same time:
	144	*/
	145	if (cpu) {
	146	unsigned long hi = 1UL << ia64_fls(cpu);
	147	shift = (2(cpu - hi) + 1) delta/hi/2;
	148	}
	149	local_cpu_data->itm_next = ia64_get_itc() + delta + shift;
	150	ia64_set_itm(local_cpu_data->itm_next);
	151	}
	152
	153	static int nojitter;
	154
	155	static int __init nojitter_setup(char *str)
	156	{
	157	nojitter = 1;
	158	printk("Jitter checking for ITC timers disabled\n");
	159	return 1;
	160	}
	161
	162	__setup("nojitter", nojitter_setup);
	163
	164
	165	void __devinit
	166	ia64_init_itm (void)
	167	{
	168	unsigned long platform_base_freq, itc_freq;
	169	struct pal_freq_ratio itc_ratio, proc_ratio;
	170	long status, platform_base_drift, itc_drift;
	171
172	/*
173	* According to SAL v2.6, we need to use a SAL call to determine the platform base
174	* frequency and then a PAL call to determine the frequency ratio between the ITC
175	* and the base frequency.
176	*/
177	status = ia64_sal_freq_base(SAL_FREQ_BASE_PLATFORM,
178	&platform_base_freq, &platform_base_drift);
179	if (status != 0) {
180	printk(KERN_ERR "SAL_FREQ_BASE_PLATFORM failed: %s\n", ia64_sal_strerror(status));
181	} else {
182	status = ia64_pal_freq_ratios(&proc_ratio, NULL, &itc_ratio);
183	if (status != 0)
184	printk(KERN_ERR "PAL_FREQ_RATIOS failed with status=%ld\n", status);
185	}
186	if (status != 0) {
187	/* invent "random" values */
188	printk(KERN_ERR
189	"SAL/PAL failed to obtain frequency info---inventing reasonable values\n");
190	platform_base_freq = 100000000;
191	platform_base_drift = -1; /* no drift info */
192	itc_ratio.num = 3;
193	itc_ratio.den = 1;
194	}
195	if (platform_base_freq < 40000000) {
196	printk(KERN_ERR "Platform base frequency %lu bogus---resetting to 75MHz!\n",
197	platform_base_freq);
198	platform_base_freq = 75000000;
199	platform_base_drift = -1;
200	}
201	if (!proc_ratio.den)
202	proc_ratio.den = 1; /* avoid division by zero */
203	if (!itc_ratio.den)
204	itc_ratio.den = 1; /* avoid division by zero */
205
206	itc_freq = (platform_base_freq*itc_ratio.num)/itc_ratio.den;
207
208	local_cpu_data->itm_delta = (itc_freq + HZ/2) / HZ;
2ab9391d	209	printk(KERN_DEBUG "CPU %d: base freq=%lu.%03luMHz, ITC ratio=%u/%u, "
1da177e4 LT	210	"ITC freq=%lu.%03luMHz", smp_processor_id(),
	211	platform_base_freq / 1000000, (platform_base_freq / 1000) % 1000,
	212	itc_ratio.num, itc_ratio.den, itc_freq / 1000000, (itc_freq / 1000) % 1000);
	213
	214	if (platform_base_drift != -1) {
	215	itc_drift = platform_base_drift*itc_ratio.num/itc_ratio.den;
	216	printk("+/-%ldppm\n", itc_drift);
	217	} else {
	218	itc_drift = -1;
	219	printk("\n");
	220	}
	221
	222	local_cpu_data->proc_freq = (platform_base_freq*proc_ratio.num)/proc_ratio.den;
	223	local_cpu_data->itc_freq = itc_freq;
	224	local_cpu_data->cyc_per_usec = (itc_freq + USEC_PER_SEC/2) / USEC_PER_SEC;
	225	local_cpu_data->nsec_per_cyc = ((NSEC_PER_SEC<<IA64_NSEC_PER_CYC_SHIFT)
	226	+ itc_freq/2)/itc_freq;
	227
	228	if (!(sal_platform_features & IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT)) {
1da177e4 LT	229	#ifdef CONFIG_SMP
	230	/* On IA64 in an SMP configuration ITCs are never accurately synchronized.
	231	* Jitter compensation requires a cmpxchg which may limit
	232	* the scalability of the syscalls for retrieving time.
	233	* The ITC synchronization is usually successful to within a few
	234	* ITC ticks but this is not a sure thing. If you need to improve
	235	* timer performance in SMP situations then boot the kernel with the
	236	* "nojitter" option. However, doing so may result in time fluctuating (maybe
	237	* even going backward) if the ITC offsets between the individual CPUs
	238	* are too large.
	239	*/
0aa366f3 TL	240	if (!nojitter)
0aa366f3 TL	241	itc_jitter_data.itc_jitter = 1;
1da177e4	242	#endif
b718f91c CL	243	} else
	244	/*
	245	* ITC is drifty and we have not synchronized the ITCs in smpboot.c.
	246	* ITC values may fluctuate significantly between processors.
	247	* Clock should not be used for hrtimers. Mark itc as only
	248	* useful for boot and testing.
	249	*
	250	* Note that jitter compensation is off! There is no point of
	251	* synchronizing ITCs since they may be large differentials
	252	* that change over time.
	253	*
	254	* The only way to fix this would be to repeatedly sync the
	255	* ITCs. Until that time we have to avoid ITC.
	256	*/
	257	clocksource_itc.rating = 50;
1da177e4 LT	258
	259	/* Setup the CPU local timer tick */
	260	ia64_cpu_local_tick();
0aa366f3 TL	261
	262	if (!itc_clocksource) {
	263	/* Sort out mult/shift values: */
	264	clocksource_itc.mult =
	265	clocksource_hz2mult(local_cpu_data->itc_freq,
	266	clocksource_itc.shift);
	267	clocksource_register(&clocksource_itc);
	268	itc_clocksource = &clocksource_itc;
	269	}
1da177e4 LT	270	}
1da177e4 LT	271
8dc94630	272	static cycle_t itc_get_cycles(void)
0aa366f3 TL	273	{
	274	u64 lcycle, now, ret;
	275
	276	if (!itc_jitter_data.itc_jitter)
	277	return get_cycles();
	278
	279	lcycle = itc_jitter_data.itc_lastcycle;
	280	now = get_cycles();
	281	if (lcycle && time_after(lcycle, now))
	282	return lcycle;
	283
	284	/*
	285	* Keep track of the last timer value returned.
	286	* In an SMP environment, you could lose out in contention of
	287	* cmpxchg. If so, your cmpxchg returns new value which the
	288	* winner of contention updated to. Use the new value instead.
	289	*/
	290	ret = cmpxchg(&itc_jitter_data.itc_lastcycle, lcycle, now);
	291	if (unlikely(ret != lcycle))
	292	return ret;
	293
	294	return now;
	295	}
	296
	297
1da177e4 LT	298	static struct irqaction timer_irqaction = {
1da177e4 LT	299	.handler = timer_interrupt,
d217c265	300	.flags = IRQF_DISABLED \| IRQF_IRQPOLL,
1da177e4 LT	301	.name = "timer"
	302	};
	303
ff741906 AR	304	void __devinit ia64_disable_timer(void)
	305	{
	306	ia64_set_itv(1 << 16);
	307	}
	308
1da177e4 LT	309	void __init
	310	time_init (void)
	311	{
	312	register_percpu_irq(IA64_TIMER_VECTOR, &timer_irqaction);
	313	efi_gettimeofday(&xtime);
	314	ia64_init_itm();
	315
	316	/*
	317	* Initialize wall_to_monotonic such that adding it to xtime will yield zero, the
	318	* tv_nsec field must be normalized (i.e., 0 <= nsec < NSEC_PER_SEC).
	319	*/
	320	set_normalized_timespec(&wall_to_monotonic, -xtime.tv_sec, -xtime.tv_nsec);
	321	}
f5899b5d	322
defbb2c9	323	/*
	324	* Generic udelay assumes that if preemption is allowed and the thread
	325	* migrates to another CPU, that the ITC values are synchronized across
	326	* all CPUs.
	327	*/
	328	static void
	329	ia64_itc_udelay (unsigned long usecs)
f5899b5d	330	{
defbb2c9	331	unsigned long start = ia64_get_itc();
defbb2c9	332	unsigned long end = start + usecs*local_cpu_data->cyc_per_usec;
f5899b5d	333
defbb2c9	334	while (time_before(ia64_get_itc(), end))
	335	cpu_relax();
	336	}
f5899b5d	337
defbb2c9	338	void (*ia64_udelay)(unsigned long usecs) = &ia64_itc_udelay;
f5899b5d	339
defbb2c9	340	void
	341	udelay (unsigned long usecs)
	342	{
	343	(*ia64_udelay)(usecs);
f5899b5d JH	344	}
f5899b5d JH	345	EXPORT_SYMBOL(udelay);
d6e56a2a TL	346
	347	static unsigned long long ia64_itc_printk_clock(void)
	348	{
	349	if (ia64_get_kr(IA64_KR_PER_CPU_DATA))
	350	return sched_clock();
	351	return 0;
	352	}
	353
	354	static unsigned long long ia64_default_printk_clock(void)
	355	{
	356	return (unsigned long long)(jiffies_64 - INITIAL_JIFFIES) *
	357	(1000000000/HZ);
	358	}
	359
	360	unsigned long long (*ia64_printk_clock)(void) = &ia64_default_printk_clock;
	361
	362	unsigned long long printk_clock(void)
	363	{
	364	return ia64_printk_clock();
	365	}
	366
	367	void __init
	368	ia64_setup_printk_clock(void)
	369	{
	370	if (!(sal_platform_features & IA64_SAL_PLATFORM_FEATURE_ITC_DRIFT))
	371	ia64_printk_clock = ia64_itc_printk_clock;
	372	}
0aa366f3	373
2c622148 TB	374	/* IA64 doesn't cache the timezone */
	375	void update_vsyscall_tz(void)
	376	{
	377	}
	378
0aa366f3 TL	379	void update_vsyscall(struct timespec wall, struct clocksource c)
	380	{
	381	unsigned long flags;
	382
	383	write_seqlock_irqsave(&fsyscall_gtod_data.lock, flags);
	384
	385	/* copy fsyscall clock data */
	386	fsyscall_gtod_data.clk_mask = c->mask;
	387	fsyscall_gtod_data.clk_mult = c->mult;
	388	fsyscall_gtod_data.clk_shift = c->shift;
	389	fsyscall_gtod_data.clk_fsys_mmio = c->fsys_mmio;
	390	fsyscall_gtod_data.clk_cycle_last = c->cycle_last;
	391
	392	/* copy kernel time structures */
	393	fsyscall_gtod_data.wall_time.tv_sec = wall->tv_sec;
	394	fsyscall_gtod_data.wall_time.tv_nsec = wall->tv_nsec;
	395	fsyscall_gtod_data.monotonic_time.tv_sec = wall_to_monotonic.tv_sec
	396	+ wall->tv_sec;
	397	fsyscall_gtod_data.monotonic_time.tv_nsec = wall_to_monotonic.tv_nsec
	398	+ wall->tv_nsec;
	399
	400	/* normalize */
	401	while (fsyscall_gtod_data.monotonic_time.tv_nsec >= NSEC_PER_SEC) {
	402	fsyscall_gtod_data.monotonic_time.tv_nsec -= NSEC_PER_SEC;
	403	fsyscall_gtod_data.monotonic_time.tv_sec++;
	404	}
	405
	406	write_sequnlock_irqrestore(&fsyscall_gtod_data.lock, flags);
	407	}
	408