Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Cache flushing routines. | |
3 | * | |
2074615a DMT |
4 | * Copyright (C) 1999-2001, 2005 Hewlett-Packard Co |
5 | * David Mosberger-Tang <davidm@hpl.hp.com> | |
08357f82 ZM |
6 | * |
7 | * 05/28/05 Zoltan Menyhart Dynamic stride size | |
1da177e4 | 8 | */ |
08357f82 | 9 | |
1da177e4 | 10 | #include <asm/asmmacro.h> |
08357f82 | 11 | |
1da177e4 LT |
12 | |
13 | /* | |
14 | * flush_icache_range(start,end) | |
08357f82 ZM |
15 | * |
16 | * Make i-cache(s) coherent with d-caches. | |
17 | * | |
18 | * Must deal with range from start to end-1 but nothing else (need to | |
1da177e4 | 19 | * be careful not to touch addresses that may be unmapped). |
08357f82 ZM |
20 | * |
21 | * Note: "in0" and "in1" are preserved for debugging purposes. | |
1da177e4 LT |
22 | */ |
23 | GLOBAL_ENTRY(flush_icache_range) | |
08357f82 | 24 | |
1da177e4 | 25 | .prologue |
08357f82 ZM |
26 | alloc r2=ar.pfs,2,0,0,0 |
27 | movl r3=ia64_i_cache_stride_shift | |
28 | mov r21=1 | |
29 | ;; | |
30 | ld8 r20=[r3] // r20: stride shift | |
31 | sub r22=in1,r0,1 // last byte address | |
1da177e4 | 32 | ;; |
08357f82 ZM |
33 | shr.u r23=in0,r20 // start / (stride size) |
34 | shr.u r22=r22,r20 // (last byte address) / (stride size) | |
35 | shl r21=r21,r20 // r21: stride size of the i-cache(s) | |
36 | ;; | |
37 | sub r8=r22,r23 // number of strides - 1 | |
38 | shl r24=r23,r20 // r24: addresses for "fc.i" = | |
39 | // "start" rounded down to stride boundary | |
40 | .save ar.lc,r3 | |
41 | mov r3=ar.lc // save ar.lc | |
1da177e4 LT |
42 | ;; |
43 | ||
44 | .body | |
08357f82 | 45 | mov ar.lc=r8 |
1da177e4 | 46 | ;; |
08357f82 ZM |
47 | /* |
48 | * 32 byte aligned loop, even number of (actually 2) bundles | |
49 | */ | |
50 | .Loop: fc.i r24 // issuable on M0 only | |
51 | add r24=r21,r24 // we flush "stride size" bytes per iteration | |
52 | nop.i 0 | |
1da177e4 LT |
53 | br.cloop.sptk.few .Loop |
54 | ;; | |
55 | sync.i | |
56 | ;; | |
57 | srlz.i | |
58 | ;; | |
08357f82 | 59 | mov ar.lc=r3 // restore ar.lc |
1da177e4 LT |
60 | br.ret.sptk.many rp |
61 | END(flush_icache_range) |