MIPS: Alchemy: rename directory
[deliverable/linux.git] / arch / mips / Makefile
CommitLineData
1da177e4
LT
1#
2# This file is subject to the terms and conditions of the GNU General Public
3# License. See the file "COPYING" in the main directory of this archive
4# for more details.
5#
6# Copyright (C) 1994, 95, 96, 2003 by Ralf Baechle
7# DECStation modifications by Paul M. Antoine, 1996
8# Copyright (C) 2002, 2003, 2004 Maciej W. Rozycki
9#
10# This file is included by the global makefile so that you can add your own
11# architecture-specific flags and dependencies. Remember to do have actions
12# for "archclean" cleaning up for this architecture.
13#
14
de0c1698
AB
15KBUILD_DEFCONFIG := ip22_defconfig
16
372a775f 17cflags-y := -ffunction-sections
1da177e4
LT
18
19#
20# Select the object file format to substitute into the linker script.
21#
22ifdef CONFIG_CPU_LITTLE_ENDIAN
17f690be
RB
2332bit-tool-archpref = mipsel
2464bit-tool-archpref = mips64el
1da177e4
LT
2532bit-bfd = elf32-tradlittlemips
2664bit-bfd = elf64-tradlittlemips
2732bit-emul = elf32ltsmip
2864bit-emul = elf64ltsmip
29else
17f690be
RB
3032bit-tool-archpref = mips
3164bit-tool-archpref = mips64
1da177e4
LT
3232bit-bfd = elf32-tradbigmips
3364bit-bfd = elf64-tradbigmips
3432bit-emul = elf32btsmip
3564bit-emul = elf64btsmip
36endif
37
875d43e7 38ifdef CONFIG_32BIT
17f690be 39tool-archpref = $(32bit-tool-archpref)
1da177e4
LT
40UTS_MACHINE := mips
41endif
875d43e7 42ifdef CONFIG_64BIT
17f690be 43tool-archpref = $(64bit-tool-archpref)
1da177e4
LT
44UTS_MACHINE := mips64
45endif
46
17f690be
RB
47ifneq ($(SUBARCH),$(ARCH))
48 ifeq ($(CROSS_COMPILE),)
3247989e 49 CROSS_COMPILE := $(call cc-cross-prefix, $(tool-archpref)-linux- $(tool-archpref)-linux-gnu- $(tool-archpref)-unknown-linux-gnu-)
17f690be 50 endif
1da177e4
LT
51endif
52
8145095c 53ifdef CONFIG_32BIT
1da177e4
LT
54ld-emul = $(32bit-emul)
55vmlinux-32 = vmlinux
56vmlinux-64 = vmlinux.64
59b3e8e9
RB
57
58cflags-y += -mabi=32
8145095c 59endif
1da177e4 60
8145095c 61ifdef CONFIG_64BIT
8145095c
RB
62ld-emul = $(64bit-emul)
63vmlinux-32 = vmlinux.32
64vmlinux-64 = vmlinux
65
59b3e8e9 66cflags-y += -mabi=64
1da177e4
LT
67endif
68
8496b401
RB
69all-$(CONFIG_BOOT_ELF32) := $(vmlinux-32)
70all-$(CONFIG_BOOT_ELF64) := $(vmlinux-64)
59b3e8e9 71
1da177e4
LT
72#
73# GCC uses -G 0 -mabicalls -fpic as default. We don't want PIC in the kernel
74# code since it only slows down the whole thing. At some point we might make
75# use of global pointer optimizations but their use of $28 conflicts with
76# the current pointer optimization.
77#
78# The DECStation requires an ECOFF kernel for remote booting, other MIPS
79# machines may also. Since BFD is incredibly buggy with respect to
80# crossformat linking we rely on the elf2ecoff tool for format conversion.
81#
1da177e4 82cflags-y += -G 0 -mno-abicalls -fno-pic -pipe
6218cf44 83cflags-y += -msoft-float
9f83d839 84LDFLAGS_vmlinux += -G 0 -static -n -nostdlib
1da177e4
LT
85MODFLAGS += -mlong-calls
86
72fbfb26
RB
87cflags-y += -ffreestanding
88
f425a6dc
TS
89#
90# We explicitly add the endianness specifier if needed, this allows
91# to compile kernels with a toolchain for the other endianness. We
92# carefully avoid to add it redundantly because gcc 3.3/3.4 complains
93# when fed the toolchain default!
94#
f9405412 95# Certain gcc versions upto gcc 4.1.1 (probably 4.2-subversion as of
59c51591 96# 2006-10-10 don't properly change the predefined symbols if -EB / -EL
f9405412
RB
97# are used, so we kludge that here. A bug has been filed at
98# http://gcc.gnu.org/bugzilla/show_bug.cgi?id=29413.
99#
100undef-all += -UMIPSEB -U_MIPSEB -U__MIPSEB -U__MIPSEB__
101undef-all += -UMIPSEL -U_MIPSEL -U__MIPSEL -U__MIPSEL__
102predef-be += -DMIPSEB -D_MIPSEB -D__MIPSEB -D__MIPSEB__
103predef-le += -DMIPSEL -D_MIPSEL -D__MIPSEL -D__MIPSEL__
104cflags-$(CONFIG_CPU_BIG_ENDIAN) += $(shell $(CC) -dumpmachine |grep -q 'mips.*el-.*' && echo -EB $(undef-all) $(predef-be))
105cflags-$(CONFIG_CPU_LITTLE_ENDIAN) += $(shell $(CC) -dumpmachine |grep -q 'mips.*el-.*' || echo -EL $(undef-all) $(predef-le))
f425a6dc 106
9693a853
FBH
107cflags-$(CONFIG_CPU_HAS_SMARTMIPS) += $(call cc-option,-msmartmips)
108
9007c9a2
RB
109cflags-$(CONFIG_SB1XXX_CORELIS) += $(call cc-option,-mno-sched-prolog) \
110 -fno-omit-frame-pointer
1da177e4 111
1da177e4
LT
112#
113# CPU-dependent compiler/assembler options for optimization.
114#
59b3e8e9
RB
115cflags-$(CONFIG_CPU_R3000) += -march=r3000
116cflags-$(CONFIG_CPU_TX39XX) += -march=r3900
117cflags-$(CONFIG_CPU_R6000) += -march=r6000 -Wa,--trap
118cflags-$(CONFIG_CPU_R4300) += -march=r4300 -Wa,--trap
119cflags-$(CONFIG_CPU_VR41XX) += -march=r4100 -Wa,--trap
120cflags-$(CONFIG_CPU_R4X00) += -march=r4600 -Wa,--trap
121cflags-$(CONFIG_CPU_TX49XX) += -march=r4600 -Wa,--trap
2a21c730 122cflags-$(CONFIG_CPU_LOONGSON2) += -march=r4600 -Wa,--trap
9200c0b2 123cflags-$(CONFIG_CPU_MIPS32_R1) += $(call cc-option,-march=mips32,-mips32 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS32) \
59b3e8e9 124 -Wa,-mips32 -Wa,--trap
9200c0b2 125cflags-$(CONFIG_CPU_MIPS32_R2) += $(call cc-option,-march=mips32r2,-mips32r2 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS32) \
59b3e8e9 126 -Wa,-mips32r2 -Wa,--trap
9200c0b2 127cflags-$(CONFIG_CPU_MIPS64_R1) += $(call cc-option,-march=mips64,-mips64 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS64) \
59b3e8e9 128 -Wa,-mips64 -Wa,--trap
9200c0b2 129cflags-$(CONFIG_CPU_MIPS64_R2) += $(call cc-option,-march=mips64r2,-mips64r2 -U_MIPS_ISA -D_MIPS_ISA=_MIPS_ISA_MIPS64) \
59b3e8e9
RB
130 -Wa,-mips64r2 -Wa,--trap
131cflags-$(CONFIG_CPU_R5000) += -march=r5000 -Wa,--trap
c9e321e0 132cflags-$(CONFIG_CPU_R5432) += $(call cc-option,-march=r5400,-march=r5000) \
1da177e4 133 -Wa,--trap
c9e321e0 134cflags-$(CONFIG_CPU_NEVADA) += $(call cc-option,-march=rm5200,-march=r5000) \
1da177e4 135 -Wa,--trap
59b3e8e9 136cflags-$(CONFIG_CPU_RM7000) += $(call cc-option,-march=rm7000,-march=r5000) \
1da177e4 137 -Wa,--trap
59b3e8e9 138cflags-$(CONFIG_CPU_RM9000) += $(call cc-option,-march=rm9000,-march=r5000) \
1da177e4 139 -Wa,--trap
59b3e8e9 140cflags-$(CONFIG_CPU_SB1) += $(call cc-option,-march=sb1,-march=r5000) \
1da177e4 141 -Wa,--trap
59b3e8e9
RB
142cflags-$(CONFIG_CPU_R8000) += -march=r8000 -Wa,--trap
143cflags-$(CONFIG_CPU_R10000) += $(call cc-option,-march=r10000,-march=r8000) \
1da177e4
LT
144 -Wa,--trap
145
20d60d99
MR
146cflags-$(CONFIG_CPU_R4000_WORKAROUNDS) += $(call cc-option,-mfix-r4000,)
147cflags-$(CONFIG_CPU_R4400_WORKAROUNDS) += $(call cc-option,-mfix-r4400,)
148cflags-$(CONFIG_CPU_DADDI_WORKAROUNDS) += $(call cc-option,-mno-daddi,)
149
1da177e4
LT
150ifdef CONFIG_CPU_SB1
151ifdef CONFIG_SB1_PASS_1_WORKAROUNDS
152MODFLAGS += -msb1-pass1-workarounds
153endif
154endif
155
156#
157# Firmware support
158#
2f56cfdd 159libs-$(CONFIG_ARC) += arch/mips/fw/arc/
df78b5c8 160libs-$(CONFIG_CFE) += arch/mips/fw/cfe/
231a35d3
TB
161libs-$(CONFIG_SNIPROM) += arch/mips/fw/sni/
162libs-y += arch/mips/fw/lib/
1da177e4
LT
163libs-$(CONFIG_SIBYTE_CFE) += arch/mips/sibyte/cfe/
164
165#
166# Board-dependent options and extra files
167#
168
169#
170# Acer PICA 61, Mips Magnum 4000 and Olivetti M700.
171#
172core-$(CONFIG_MACH_JAZZ) += arch/mips/jazz/
173cflags-$(CONFIG_MACH_JAZZ) += -Iinclude/asm-mips/mach-jazz
174load-$(CONFIG_MACH_JAZZ) += 0xffffffff80080000
175
176#
177# Common Alchemy Au1x00 stuff
178#
e8c7c482 179core-$(CONFIG_SOC_AU1X00) += arch/mips/alchemy/common/
1da177e4
LT
180cflags-$(CONFIG_SOC_AU1X00) += -Iinclude/asm-mips/mach-au1x00
181
182#
183# AMD Alchemy Pb1000 eval board
184#
e8c7c482 185libs-$(CONFIG_MIPS_PB1000) += arch/mips/alchemy/pb1000/
1da177e4
LT
186cflags-$(CONFIG_MIPS_PB1000) += -Iinclude/asm-mips/mach-pb1x00
187load-$(CONFIG_MIPS_PB1000) += 0xffffffff80100000
188
189#
190# AMD Alchemy Pb1100 eval board
191#
e8c7c482 192libs-$(CONFIG_MIPS_PB1100) += arch/mips/alchemy/pb1100/
1da177e4
LT
193cflags-$(CONFIG_MIPS_PB1100) += -Iinclude/asm-mips/mach-pb1x00
194load-$(CONFIG_MIPS_PB1100) += 0xffffffff80100000
195
196#
197# AMD Alchemy Pb1500 eval board
198#
e8c7c482 199libs-$(CONFIG_MIPS_PB1500) += arch/mips/alchemy/pb1500/
1da177e4
LT
200cflags-$(CONFIG_MIPS_PB1500) += -Iinclude/asm-mips/mach-pb1x00
201load-$(CONFIG_MIPS_PB1500) += 0xffffffff80100000
202
203#
204# AMD Alchemy Pb1550 eval board
205#
e8c7c482 206libs-$(CONFIG_MIPS_PB1550) += arch/mips/alchemy/pb1550/
1da177e4
LT
207cflags-$(CONFIG_MIPS_PB1550) += -Iinclude/asm-mips/mach-pb1x00
208load-$(CONFIG_MIPS_PB1550) += 0xffffffff80100000
209
e3ad1c23
PP
210#
211# AMD Alchemy Pb1200 eval board
212#
e8c7c482 213libs-$(CONFIG_MIPS_PB1200) += arch/mips/alchemy/pb1200/
e3ad1c23
PP
214cflags-$(CONFIG_MIPS_PB1200) += -Iinclude/asm-mips/mach-pb1x00
215load-$(CONFIG_MIPS_PB1200) += 0xffffffff80100000
216
1da177e4
LT
217#
218# AMD Alchemy Db1000 eval board
219#
e8c7c482 220libs-$(CONFIG_MIPS_DB1000) += arch/mips/alchemy/db1x00/
1da177e4
LT
221cflags-$(CONFIG_MIPS_DB1000) += -Iinclude/asm-mips/mach-db1x00
222load-$(CONFIG_MIPS_DB1000) += 0xffffffff80100000
223
224#
225# AMD Alchemy Db1100 eval board
226#
e8c7c482 227libs-$(CONFIG_MIPS_DB1100) += arch/mips/alchemy/db1x00/
1da177e4
LT
228cflags-$(CONFIG_MIPS_DB1100) += -Iinclude/asm-mips/mach-db1x00
229load-$(CONFIG_MIPS_DB1100) += 0xffffffff80100000
230
231#
232# AMD Alchemy Db1500 eval board
233#
e8c7c482 234libs-$(CONFIG_MIPS_DB1500) += arch/mips/alchemy/db1x00/
1da177e4
LT
235cflags-$(CONFIG_MIPS_DB1500) += -Iinclude/asm-mips/mach-db1x00
236load-$(CONFIG_MIPS_DB1500) += 0xffffffff80100000
237
238#
239# AMD Alchemy Db1550 eval board
240#
e8c7c482 241libs-$(CONFIG_MIPS_DB1550) += arch/mips/alchemy/db1x00/
1da177e4
LT
242cflags-$(CONFIG_MIPS_DB1550) += -Iinclude/asm-mips/mach-db1x00
243load-$(CONFIG_MIPS_DB1550) += 0xffffffff80100000
244
e3ad1c23
PP
245#
246# AMD Alchemy Db1200 eval board
247#
e8c7c482 248libs-$(CONFIG_MIPS_DB1200) += arch/mips/alchemy/pb1200/
e3ad1c23
PP
249cflags-$(CONFIG_MIPS_DB1200) += -Iinclude/asm-mips/mach-db1x00
250load-$(CONFIG_MIPS_DB1200) += 0xffffffff80100000
251
1da177e4
LT
252#
253# AMD Alchemy Bosporus eval board
254#
e8c7c482 255libs-$(CONFIG_MIPS_BOSPORUS) += arch/mips/alchemy/db1x00/
1da177e4
LT
256cflags-$(CONFIG_MIPS_BOSPORUS) += -Iinclude/asm-mips/mach-db1x00
257load-$(CONFIG_MIPS_BOSPORUS) += 0xffffffff80100000
258
259#
260# AMD Alchemy Mirage eval board
261#
e8c7c482 262libs-$(CONFIG_MIPS_MIRAGE) += arch/mips/alchemy/db1x00/
1da177e4
LT
263cflags-$(CONFIG_MIPS_MIRAGE) += -Iinclude/asm-mips/mach-db1x00
264load-$(CONFIG_MIPS_MIRAGE) += 0xffffffff80100000
265
266#
267# 4G-Systems eval board
268#
e8c7c482 269libs-$(CONFIG_MIPS_MTX1) += arch/mips/alchemy/mtx-1/
1da177e4
LT
270load-$(CONFIG_MIPS_MTX1) += 0xffffffff80100000
271
272#
273# MyCable eval board
274#
e8c7c482 275libs-$(CONFIG_MIPS_XXS1500) += arch/mips/alchemy/xxs1500/
1da177e4
LT
276load-$(CONFIG_MIPS_XXS1500) += 0xffffffff80100000
277
278#
279# Cobalt Server
280#
281core-$(CONFIG_MIPS_COBALT) += arch/mips/cobalt/
11ed6d5b 282cflags-$(CONFIG_MIPS_COBALT) += -Iinclude/asm-mips/mach-cobalt
1da177e4
LT
283load-$(CONFIG_MIPS_COBALT) += 0xffffffff80080000
284
285#
286# DECstation family
287#
288core-$(CONFIG_MACH_DECSTATION) += arch/mips/dec/
289cflags-$(CONFIG_MACH_DECSTATION)+= -Iinclude/asm-mips/mach-dec
290libs-$(CONFIG_MACH_DECSTATION) += arch/mips/dec/prom/
291load-$(CONFIG_MACH_DECSTATION) += 0xffffffff80040000
1da177e4 292
a240a469
MZ
293#
294# Wind River PPMC Board (4KC + GT64120)
295#
296core-$(CONFIG_WR_PPMC) += arch/mips/gt64120/wrppmc/
297cflags-$(CONFIG_WR_PPMC) += -Iinclude/asm-mips/mach-wrppmc
298load-$(CONFIG_WR_PPMC) += 0xffffffff80100000
299
42d226c7
ST
300#
301# lemote fulong mini-PC board
302#
303core-$(CONFIG_LEMOTE_FULONG) +=arch/mips/lemote/lm2e/
304load-$(CONFIG_LEMOTE_FULONG) +=0xffffffff80100000
305cflags-$(CONFIG_LEMOTE_FULONG) += -Iinclude/asm-mips/mach-lemote
306
1da177e4
LT
307#
308# MIPS Malta board
309#
315806cb
RB
310core-$(CONFIG_MIPS_MALTA) += arch/mips/mti-malta/
311cflags-$(CONFIG_MIPS_MALTA) += -Iinclude/asm-mips/mach-malta
1da177e4 312load-$(CONFIG_MIPS_MALTA) += 0xffffffff80100000
fa71c960 313all-$(CONFIG_MIPS_MALTA) := vmlinux.bin
1da177e4 314
c78cbf49
RB
315#
316# MIPS SIM
317#
f6e2373a 318core-$(CONFIG_MIPS_SIM) += arch/mips/mipssim/
9a0f3b73 319cflags-$(CONFIG_MIPS_SIM) += -Iinclude/asm-mips/mach-mipssim
c78cbf49
RB
320load-$(CONFIG_MIPS_SIM) += 0x80100000
321
9267a30d
MSJ
322#
323# PMC-Sierra MSP SOCs
324#
325core-$(CONFIG_PMC_MSP) += arch/mips/pmc-sierra/msp71xx/
326cflags-$(CONFIG_PMC_MSP) += -Iinclude/asm-mips/pmc-sierra/msp71xx \
327 -mno-branch-likely
328load-$(CONFIG_PMC_MSP) += 0xffffffff80100000
329
1da177e4
LT
330#
331# PMC-Sierra Yosemite
332#
333core-$(CONFIG_PMC_YOSEMITE) += arch/mips/pmc-sierra/yosemite/
334cflags-$(CONFIG_PMC_YOSEMITE) += -Iinclude/asm-mips/mach-yosemite
335load-$(CONFIG_PMC_YOSEMITE) += 0xffffffff80100000
336
35189fad
RB
337#
338# Basler eXcite
339#
340core-$(CONFIG_BASLER_EXCITE) += arch/mips/basler/excite/
341cflags-$(CONFIG_BASLER_EXCITE) += -Iinclude/asm-mips/mach-excite
342load-$(CONFIG_BASLER_EXCITE) += 0x80100000
343
1f21d2bd
BM
344#
345# LASAT platforms
346#
347core-$(CONFIG_LASAT) += arch/mips/lasat/
348cflags-$(CONFIG_LASAT) += -Iinclude/asm-mips/mach-lasat
349load-$(CONFIG_LASAT) += 0xffffffff80000000
350
1da177e4
LT
351#
352# Common VR41xx
353#
354core-$(CONFIG_MACH_VR41XX) += arch/mips/vr41xx/common/
355cflags-$(CONFIG_MACH_VR41XX) += -Iinclude/asm-mips/mach-vr41xx
356
1da177e4
LT
357#
358# ZAO Networks Capcella (VR4131)
359#
1da177e4
LT
360load-$(CONFIG_ZAO_CAPCELLA) += 0xffffffff80000000
361
362#
363# Victor MP-C303/304 (VR4122)
364#
1da177e4
LT
365load-$(CONFIG_VICTOR_MPC30X) += 0xffffffff80001000
366
367#
368# IBM WorkPad z50 (VR4121)
369#
370core-$(CONFIG_IBM_WORKPAD) += arch/mips/vr41xx/ibm-workpad/
371load-$(CONFIG_IBM_WORKPAD) += 0xffffffff80004000
372
373#
374# CASIO CASSIPEIA E-55/65 (VR4111)
375#
376core-$(CONFIG_CASIO_E55) += arch/mips/vr41xx/casio-e55/
377load-$(CONFIG_CASIO_E55) += 0xffffffff80004000
378
379#
63b799f9 380# TANBAC VR4131 multichip module(TB0225) and TANBAC VR4131DIMM(TB0229) (VR4131)
1da177e4 381#
63b799f9 382load-$(CONFIG_TANBAC_TB022X) += 0xffffffff80000000
1da177e4 383
bdf21b18 384#
a92b0588 385# Common NXP PNX8550
bdf21b18 386#
a92b0588 387core-$(CONFIG_SOC_PNX8550) += arch/mips/nxp/pnx8550/common/
bdf21b18
PP
388cflags-$(CONFIG_SOC_PNX8550) += -Iinclude/asm-mips/mach-pnx8550
389
390#
a92b0588 391# NXP PNX8550 JBS board
bdf21b18 392#
a92b0588 393libs-$(CONFIG_PNX8550_JBS) += arch/mips/nxp/pnx8550/jbs/
bdf21b18
PP
394#cflags-$(CONFIG_PNX8550_JBS) += -Iinclude/asm-mips/mach-pnx8550
395load-$(CONFIG_PNX8550_JBS) += 0xffffffff80060000
396
a92b0588 397# NXP PNX8550 STB810 board
f0647a52 398#
a92b0588 399libs-$(CONFIG_PNX8550_STB810) += arch/mips/nxp/pnx8550/stb810/
f0647a52
VW
400load-$(CONFIG_PNX8550_STB810) += 0xffffffff80060000
401
355c471f 402# NEC EMMA2RH boards
403#
404core-$(CONFIG_EMMA2RH) += arch/mips/emma2rh/common/
405cflags-$(CONFIG_EMMA2RH) += -Iinclude/asm-mips/mach-emma2rh
406
407# NEC EMMA2RH Mark-eins
408core-$(CONFIG_MARKEINS) += arch/mips/emma2rh/markeins/
409load-$(CONFIG_MARKEINS) += 0xffffffff88100000
410
1da177e4
LT
411#
412# SGI IP22 (Indy/Indigo2)
413#
414# Set the load address to >= 0xffffffff88069000 if you want to leave space for
415# symmon, 0xffffffff80002000 for production kernels. Note that the value must
416# be aligned to a multiple of the kernel stack size or the handling of the
417# current variable will break so for 64-bit kernels we have to raise the start
418# address by 8kb.
419#
420core-$(CONFIG_SGI_IP22) += arch/mips/sgi-ip22/
421cflags-$(CONFIG_SGI_IP22) += -Iinclude/asm-mips/mach-ip22
875d43e7 422ifdef CONFIG_32BIT
1da177e4
LT
423load-$(CONFIG_SGI_IP22) += 0xffffffff88002000
424endif
875d43e7 425ifdef CONFIG_64BIT
1da177e4
LT
426load-$(CONFIG_SGI_IP22) += 0xffffffff88004000
427endif
428
429#
430# SGI-IP27 (Origin200/2000)
431#
432# Set the load address to >= 0xc000000000300000 if you want to leave space for
433# symmon, 0xc00000000001c000 for production kernels. Note that the value must
434# be 16kb aligned or the handling of the current variable will break.
435#
436ifdef CONFIG_SGI_IP27
437core-$(CONFIG_SGI_IP27) += arch/mips/sgi-ip27/
438cflags-$(CONFIG_SGI_IP27) += -Iinclude/asm-mips/mach-ip27
1da177e4
LT
439ifdef CONFIG_MAPPED_KERNEL
440load-$(CONFIG_SGI_IP27) += 0xc00000004001c000
441OBJCOPYFLAGS := --change-addresses=0x3fffffff80000000
442dataoffset-$(CONFIG_SGI_IP27) += 0x01000000
443else
444load-$(CONFIG_SGI_IP27) += 0xa80000000001c000
445OBJCOPYFLAGS := --change-addresses=0x57ffffff80000000
446endif
1da177e4
LT
447endif
448
e2defae5
TB
449#
450# SGI IP28 (Indigo2 R10k)
451#
452# Set the load address to >= 0xa800000020080000 if you want to leave space for
453# symmon, 0xa800000020004000 for production kernels ? Note that the value must
454# be 16kb aligned or the handling of the current variable will break.
455# Simplified: what IP22 does at 128MB+ in ksegN, IP28 does at 512MB+ in xkphys
456#
82933342
TB
457ifdef CONFIG_SGI_IP28
458 ifeq ($(call cc-option-yn,-mr10k-cache-barrier=1), n)
459 $(error gcc doesn't support needed option -mr10k-cache-barrier=1)
460 endif
461endif
e2defae5
TB
462core-$(CONFIG_SGI_IP28) += arch/mips/sgi-ip22/
463cflags-$(CONFIG_SGI_IP28) += -mr10k-cache-barrier=1 -Iinclude/asm-mips/mach-ip28
e2defae5
TB
464load-$(CONFIG_SGI_IP28) += 0xa800000020004000
465
1da177e4
LT
466#
467# SGI-IP32 (O2)
468#
469# Set the load address to >= 80069000 if you want to leave space for symmon,
470# 0xffffffff80004000 for production kernels. Note that the value must be aligned to
471# a multiple of the kernel stack size or the handling of the current variable
472# will break.
473#
474core-$(CONFIG_SGI_IP32) += arch/mips/sgi-ip32/
475cflags-$(CONFIG_SGI_IP32) += -Iinclude/asm-mips/mach-ip32
476load-$(CONFIG_SGI_IP32) += 0xffffffff80004000
477
478#
d619f38f 479# Sibyte SB1250/BCM1480 SOC
1da177e4
LT
480#
481# This is a LIB so that it links at the end, and initcalls are later
482# the sequence; but it is built as an object so that modules don't get
483# removed (as happens, even if they have __initcall/module_init)
484#
485core-$(CONFIG_SIBYTE_BCM112X) += arch/mips/sibyte/sb1250/
d619f38f 486core-$(CONFIG_SIBYTE_BCM112X) += arch/mips/sibyte/common/
f137e463
AI
487cflags-$(CONFIG_SIBYTE_BCM112X) += -Iinclude/asm-mips/mach-sibyte \
488 -DSIBYTE_HDR_FEATURES=SIBYTE_HDR_FMASK_1250_112x_ALL
1da177e4
LT
489
490core-$(CONFIG_SIBYTE_SB1250) += arch/mips/sibyte/sb1250/
d619f38f 491core-$(CONFIG_SIBYTE_SB1250) += arch/mips/sibyte/common/
f137e463
AI
492cflags-$(CONFIG_SIBYTE_SB1250) += -Iinclude/asm-mips/mach-sibyte \
493 -DSIBYTE_HDR_FEATURES=SIBYTE_HDR_FMASK_1250_112x_ALL
494
495core-$(CONFIG_SIBYTE_BCM1x55) += arch/mips/sibyte/bcm1480/
d619f38f 496core-$(CONFIG_SIBYTE_BCM1x55) += arch/mips/sibyte/common/
f137e463
AI
497cflags-$(CONFIG_SIBYTE_BCM1x55) += -Iinclude/asm-mips/mach-sibyte \
498 -DSIBYTE_HDR_FEATURES=SIBYTE_HDR_FMASK_1480_ALL
499
500core-$(CONFIG_SIBYTE_BCM1x80) += arch/mips/sibyte/bcm1480/
d619f38f 501core-$(CONFIG_SIBYTE_BCM1x80) += arch/mips/sibyte/common/
f137e463
AI
502cflags-$(CONFIG_SIBYTE_BCM1x80) += -Iinclude/asm-mips/mach-sibyte \
503 -DSIBYTE_HDR_FEATURES=SIBYTE_HDR_FMASK_1480_ALL
1da177e4
LT
504
505#
506# Sibyte BCM91120x (Carmel) board
507# Sibyte BCM91120C (CRhine) board
508# Sibyte BCM91125C (CRhone) board
509# Sibyte BCM91125E (Rhone) board
510# Sibyte SWARM board
9a6dcea1 511# Sibyte BCM91x80 (BigSur) board
1da177e4 512#
63a4881a 513core-$(CONFIG_SIBYTE_CARMEL) += arch/mips/sibyte/swarm/
1da177e4 514load-$(CONFIG_SIBYTE_CARMEL) := 0xffffffff80100000
63a4881a 515core-$(CONFIG_SIBYTE_CRHINE) += arch/mips/sibyte/swarm/
1da177e4 516load-$(CONFIG_SIBYTE_CRHINE) := 0xffffffff80100000
63a4881a 517core-$(CONFIG_SIBYTE_CRHONE) += arch/mips/sibyte/swarm/
1da177e4 518load-$(CONFIG_SIBYTE_CRHONE) := 0xffffffff80100000
63a4881a 519core-$(CONFIG_SIBYTE_RHONE) += arch/mips/sibyte/swarm/
1da177e4 520load-$(CONFIG_SIBYTE_RHONE) := 0xffffffff80100000
63a4881a 521core-$(CONFIG_SIBYTE_SENTOSA) += arch/mips/sibyte/swarm/
1da177e4 522load-$(CONFIG_SIBYTE_SENTOSA) := 0xffffffff80100000
63a4881a 523core-$(CONFIG_SIBYTE_SWARM) += arch/mips/sibyte/swarm/
1da177e4 524load-$(CONFIG_SIBYTE_SWARM) := 0xffffffff80100000
63a4881a 525core-$(CONFIG_SIBYTE_BIGSUR) += arch/mips/sibyte/swarm/
9a6dcea1 526load-$(CONFIG_SIBYTE_BIGSUR) := 0xffffffff80100000
1da177e4 527
1c0c13eb
AJ
528#
529# Broadcom BCM47XX boards
530#
531core-$(CONFIG_BCM47XX) += arch/mips/bcm47xx/
532cflags-$(CONFIG_BCM47XX) += -Iinclude/asm-mips/mach-bcm47xx
533load-$(CONFIG_BCM47XX) := 0xffffffff80001000
534
1da177e4 535#
14b36af4 536# SNI RM
1da177e4 537#
14b36af4
TB
538core-$(CONFIG_SNI_RM) += arch/mips/sni/
539cflags-$(CONFIG_SNI_RM) += -Iinclude/asm-mips/mach-rm
0e27d793 540ifdef CONFIG_CPU_LITTLE_ENDIAN
14b36af4 541load-$(CONFIG_SNI_RM) += 0xffffffff80600000
0e27d793
TB
542else
543load-$(CONFIG_SNI_RM) += 0xffffffff80030000
544endif
8496b401 545all-$(CONFIG_SNI_RM) := vmlinux.ecoff
1da177e4 546
edcaf1a6
AN
547#
548# Common TXx9
549#
550core-$(CONFIG_MACH_TX39XX) += arch/mips/txx9/generic/
4c642f3f 551cflags-$(CONFIG_MACH_TX39XX) += -Iinclude/asm-mips/mach-tx39xx
edcaf1a6
AN
552load-$(CONFIG_MACH_TX39XX) += 0xffffffff80050000
553core-$(CONFIG_MACH_TX49XX) += arch/mips/txx9/generic/
554cflags-$(CONFIG_MACH_TX49XX) += -Iinclude/asm-mips/mach-tx49xx
555load-$(CONFIG_MACH_TX49XX) += 0xffffffff80100000
556
1da177e4
LT
557#
558# Toshiba JMR-TX3927 board
559#
edcaf1a6 560core-$(CONFIG_TOSHIBA_JMR3927) += arch/mips/txx9/jmr3927/
1da177e4 561
73b4390f
RB
562#
563# Routerboard 532 board
564#
565core-$(CONFIG_MIKROTIK_RB532) += arch/mips/rb532/
566cflags-$(CONFIG_MIKROTIK_RB532) += -Iinclude/asm-mips/mach-rc32434
567load-$(CONFIG_MIKROTIK_RB532) += 0xffffffff80101000
568
1da177e4 569#
b27311e1 570# Toshiba RBTX49XX boards
1da177e4 571#
22b1d707 572core-$(CONFIG_TOSHIBA_RBTX4927) += arch/mips/txx9/rbtx4927/
22b1d707 573core-$(CONFIG_TOSHIBA_RBTX4938) += arch/mips/txx9/rbtx4938/
b27311e1 574core-$(CONFIG_TOSHIBA_RBTX4939) += arch/mips/txx9/rbtx4939/
23fbee9d 575
1da177e4
LT
576cflags-y += -Iinclude/asm-mips/mach-generic
577drivers-$(CONFIG_PCI) += arch/mips/pci/
578
875d43e7 579ifdef CONFIG_32BIT
1da177e4
LT
580ifdef CONFIG_CPU_LITTLE_ENDIAN
581JIFFIES = jiffies_64
582else
583JIFFIES = jiffies_64 + 4
584endif
585else
586JIFFIES = jiffies_64
587endif
588
adff90a9
FBH
589#
590# Automatically detect the build format. By default we choose
591# the elf format according to the load address.
592# We can always force a build with a 64-bits symbol format by
054c51b4 593# passing 'KBUILD_SYM32=no' option to the make's command line.
adff90a9
FBH
594#
595ifdef CONFIG_64BIT
054c51b4 596 ifndef KBUILD_SYM32
adff90a9 597 ifeq ($(shell expr $(load-y) \< 0xffffffff80000000), 0)
054c51b4 598 KBUILD_SYM32 = y
adff90a9
FBH
599 endif
600 endif
601
20d60d99
MR
602 ifeq ($(KBUILD_SYM32)$(call cc-option-yn,-msym32), yy)
603 cflags-y += -msym32 -DKBUILD_64BIT_SYM32
604 else
605 ifeq ($(CONFIG_CPU_DADDI_WORKAROUNDS), y)
606 $(error CONFIG_CPU_DADDI_WORKAROUNDS unsupported without -msym32)
e58d95ab 607 endif
adff90a9
FBH
608 endif
609endif
610
222d394d 611KBUILD_AFLAGS += $(cflags-y)
a0f97e06 612KBUILD_CFLAGS += $(cflags-y) \
9267a30d 613 -D"VMLINUX_LOAD_ADDRESS=$(load-y)"
1da177e4
LT
614
615LDFLAGS += -m $(ld-emul)
616
59b3e8e9 617ifdef CONFIG_MIPS
a0f97e06 618CHECKFLAGS += $(shell $(CC) $(KBUILD_CFLAGS) -dM -E -xc /dev/null | \
48c35b2d 619 egrep -vw '__GNUC_(|MINOR_|PATCHLEVEL_)_' | \
2a2c3e45
AN
620 sed -e 's/^\#define /-D/' -e "s/ /='/" -e "s/$$/'/")
621ifdef CONFIG_64BIT
622CHECKFLAGS += -m64
623endif
59b3e8e9
RB
624endif
625
1da177e4
LT
626OBJCOPYFLAGS += --remove-section=.reginfo
627
628#
629# Choosing incompatible machines durings configuration will result in
630# error messages during linking. Select a default linkscript if
631# none has been choosen above.
632#
633
634CPPFLAGS_vmlinux.lds := \
a0f97e06 635 $(KBUILD_CFLAGS) \
1da177e4
LT
636 -D"LOADADDR=$(load-y)" \
637 -D"JIFFIES=$(JIFFIES)" \
638 -D"DATAOFFSET=$(if $(dataoffset-y),$(dataoffset-y),0)"
639
640head-y := arch/mips/kernel/head.o arch/mips/kernel/init_task.o
641
642libs-y += arch/mips/lib/
1da177e4
LT
643
644core-y += arch/mips/kernel/ arch/mips/mm/ arch/mips/math-emu/
645
646drivers-$(CONFIG_OPROFILE) += arch/mips/oprofile/
647
1f21d2bd
BM
648ifdef CONFIG_LASAT
649rom.bin rom.sw: vmlinux
650 $(Q)$(MAKE) $(build)=arch/mips/lasat/image $@
651endif
652
1da177e4
LT
653#
654# Some machines like the Indy need 32-bit ELF binaries for booting purposes.
655# Other need ECOFF, so we build a 32-bit ELF binary for them which we then
656# convert to ECOFF using elf2ecoff.
657#
658vmlinux.32: vmlinux
659 $(OBJCOPY) -O $(32bit-bfd) $(OBJCOPYFLAGS) $< $@
660
661#
662# The 64-bit ELF tools are pretty broken so at this time we generate 64-bit
663# ELF files from 32-bit files by conversion.
664#
665vmlinux.64: vmlinux
666 $(OBJCOPY) -O $(64bit-bfd) $(OBJCOPYFLAGS) $< $@
667
668makeboot =$(Q)$(MAKE) $(build)=arch/mips/boot VMLINUX=$(vmlinux-32) $(1)
669
8496b401 670all: $(all-y)
1da177e4 671
154b500b
RB
672vmlinux.bin: $(vmlinux-32)
673 +@$(call makeboot,$@)
674
b8828d3e 675vmlinux.ecoff: $(vmlinux-32)
1da177e4
LT
676 +@$(call makeboot,$@)
677
678vmlinux.srec: $(vmlinux-32)
679 +@$(call makeboot,$@)
680
681CLEAN_FILES += vmlinux.ecoff \
b8828d3e 682 vmlinux.srec
1da177e4 683
e48ce6b8
AN
684archprepare:
685ifdef CONFIG_MIPS32_N32
686 @echo ' Checking missing-syscalls for N32'
687 $(Q)$(MAKE) $(build)=. missing-syscalls EXTRA_CFLAGS="-mabi=n32"
688endif
689ifdef CONFIG_MIPS32_O32
690 @echo ' Checking missing-syscalls for O32'
691 $(Q)$(MAKE) $(build)=. missing-syscalls EXTRA_CFLAGS="-mabi=32"
692endif
693
1da177e4
LT
694archclean:
695 @$(MAKE) $(clean)=arch/mips/boot
1f21d2bd 696 @$(MAKE) $(clean)=arch/mips/lasat
1da177e4 697
e7865765
RB
698define archhelp
699 echo ' vmlinux.ecoff - ECOFF boot image'
700 echo ' vmlinux.bin - Raw binary boot image'
701 echo ' vmlinux.srec - SREC boot image'
702 echo
703 echo ' These will be default as apropriate for a configured platform.'
704endef
705
048eb582 706CLEAN_FILES += vmlinux.32 \
1da177e4
LT
707 vmlinux.64 \
708 vmlinux.ecoff
This page took 0.379305 seconds and 5 git commands to generate.