MIPS: Alchemy: more base address cleanup
[deliverable/linux.git] / arch / mips / alchemy / devboards / pb1550 / platform.c
CommitLineData
27dd65ac
ML
1/*
2 * Pb1550 board platform device registration
3 *
4 * Copyright (C) 2009 Manuel Lauss
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21#include <linux/init.h>
22
23#include <asm/mach-au1x00/au1000.h>
24#include <asm/mach-pb1x00/pb1550.h>
206aa6cd 25#include <asm/mach-db1x00/bcsr.h>
27dd65ac
ML
26
27#include "../platform.h"
28
29static int __init pb1550_dev_init(void)
30{
206aa6cd
ML
31 int swapped;
32
27dd65ac
ML
33 /* Pb1550, like all others, also has statuschange irqs; however they're
34 * wired up on one of the Au1550's shared GPIO201_205 line, which also
35 * services the PCMCIA card interrupts. So we ignore statuschange and
36 * use the GPIO201_205 exclusively for card interrupts, since a) pcmcia
37 * drivers are used to shared irqs and b) statuschange isn't really use-
38 * ful anyway.
39 */
7cc2e272
ML
40 db1x_register_pcmcia_socket(
41 AU1000_PCMCIA_ATTR_PHYS_ADDR,
42 AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x000400000 - 1,
43 AU1000_PCMCIA_MEM_PHYS_ADDR,
44 AU1000_PCMCIA_MEM_PHYS_ADDR + 0x000400000 - 1,
45 AU1000_PCMCIA_IO_PHYS_ADDR,
46 AU1000_PCMCIA_IO_PHYS_ADDR + 0x000010000 - 1,
47 AU1550_GPIO201_205_INT, AU1550_GPIO0_INT, 0, 0, 0);
48
49 db1x_register_pcmcia_socket(
50 AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008000000,
51 AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008400000 - 1,
52 AU1000_PCMCIA_MEM_PHYS_ADDR + 0x008000000,
53 AU1000_PCMCIA_MEM_PHYS_ADDR + 0x008400000 - 1,
54 AU1000_PCMCIA_IO_PHYS_ADDR + 0x008000000,
55 AU1000_PCMCIA_IO_PHYS_ADDR + 0x008010000 - 1,
56 AU1550_GPIO201_205_INT, AU1550_GPIO1_INT, 0, 0, 1);
27dd65ac 57
206aa6cd
ML
58 swapped = bcsr_read(BCSR_STATUS) & BCSR_STATUS_PB1550_SWAPBOOT;
59 db1x_register_norflash(128 * 1024 * 1024, 4, swapped);
60
27dd65ac
ML
61 return 0;
62}
63device_initcall(pb1550_dev_init);
This page took 0.18798 seconds and 5 git commands to generate.