Commit | Line | Data |
---|---|---|
1c0c13eb AJ |
1 | /* |
2 | * Copyright (C) 2004 Florian Schirmer <jolt@tuxbox.org> | |
1c0c13eb | 3 | * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org> |
eb032b98 | 4 | * Copyright (C) 2006 Michael Buesch <m@bues.ch> |
121915c4 | 5 | * Copyright (C) 2010 Waldemar Brodkorb <wbx@openadk.org> |
fe6f3642 | 6 | * Copyright (C) 2010-2011 Hauke Mehrtens <hauke@hauke-m.de> |
1c0c13eb AJ |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of the GNU General Public License as published by the | |
10 | * Free Software Foundation; either version 2 of the License, or (at your | |
11 | * option) any later version. | |
12 | * | |
13 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
14 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
15 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
16 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
17 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
18 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF | |
19 | * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON | |
20 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
21 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
22 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
27 | */ | |
28 | ||
29 | #include <linux/types.h> | |
30 | #include <linux/ssb/ssb.h> | |
b06f3e19 | 31 | #include <linux/ssb/ssb_embedded.h> |
25e5fb97 | 32 | #include <asm/bootinfo.h> |
1c0c13eb AJ |
33 | #include <asm/reboot.h> |
34 | #include <asm/time.h> | |
35 | #include <bcm47xx.h> | |
121915c4 | 36 | #include <asm/mach-bcm47xx/nvram.h> |
1c0c13eb | 37 | |
08ccf572 HM |
38 | union bcm47xx_bus bcm47xx_bus; |
39 | EXPORT_SYMBOL(bcm47xx_bus); | |
40 | ||
41 | enum bcm47xx_bus_type bcm47xx_bus_type; | |
42 | EXPORT_SYMBOL(bcm47xx_bus_type); | |
1c0c13eb AJ |
43 | |
44 | static void bcm47xx_machine_restart(char *command) | |
45 | { | |
46 | printk(KERN_ALERT "Please stand by while rebooting the system...\n"); | |
47 | local_irq_disable(); | |
48 | /* Set the watchdog timer to reset immediately */ | |
08ccf572 HM |
49 | switch (bcm47xx_bus_type) { |
50 | case BCM47XX_BUS_TYPE_SSB: | |
51 | ssb_watchdog_timer_set(&bcm47xx_bus.ssb, 1); | |
52 | break; | |
53 | } | |
1c0c13eb AJ |
54 | while (1) |
55 | cpu_relax(); | |
56 | } | |
57 | ||
58 | static void bcm47xx_machine_halt(void) | |
59 | { | |
60 | /* Disable interrupts and watchdog and spin forever */ | |
61 | local_irq_disable(); | |
08ccf572 HM |
62 | switch (bcm47xx_bus_type) { |
63 | case BCM47XX_BUS_TYPE_SSB: | |
64 | ssb_watchdog_timer_set(&bcm47xx_bus.ssb, 0); | |
65 | break; | |
66 | } | |
1c0c13eb AJ |
67 | while (1) |
68 | cpu_relax(); | |
69 | } | |
70 | ||
2aa088d6 | 71 | #define READ_FROM_NVRAM(_outvar, name, buf) \ |
a7c62f85 | 72 | if (nvram_getprefix(prefix, name, buf, sizeof(buf)) >= 0)\ |
2aa088d6 HM |
73 | sprom->_outvar = simple_strtoul(buf, NULL, 0); |
74 | ||
41790fd5 HM |
75 | #define READ_FROM_NVRAM2(_outvar, name1, name2, buf) \ |
76 | if (nvram_getprefix(prefix, name1, buf, sizeof(buf)) >= 0 || \ | |
77 | nvram_getprefix(prefix, name2, buf, sizeof(buf)) >= 0)\ | |
78 | sprom->_outvar = simple_strtoul(buf, NULL, 0); | |
79 | ||
a7c62f85 HM |
80 | static inline int nvram_getprefix(const char *prefix, char *name, |
81 | char *buf, int len) | |
82 | { | |
83 | if (prefix) { | |
84 | char key[100]; | |
85 | ||
86 | snprintf(key, sizeof(key), "%s%s", prefix, name); | |
87 | return nvram_getenv(key, buf, len); | |
88 | } | |
89 | ||
90 | return nvram_getenv(name, buf, len); | |
91 | } | |
92 | ||
41790fd5 HM |
93 | static u32 nvram_getu32(const char *name, char *buf, int len) |
94 | { | |
95 | int rv; | |
96 | char key[100]; | |
97 | u16 var0, var1; | |
98 | ||
99 | snprintf(key, sizeof(key), "%s0", name); | |
100 | rv = nvram_getenv(key, buf, len); | |
101 | /* return 0 here so this looks like unset */ | |
102 | if (rv < 0) | |
103 | return 0; | |
104 | var0 = simple_strtoul(buf, NULL, 0); | |
105 | ||
106 | snprintf(key, sizeof(key), "%s1", name); | |
107 | rv = nvram_getenv(key, buf, len); | |
108 | if (rv < 0) | |
109 | return 0; | |
110 | var1 = simple_strtoul(buf, NULL, 0); | |
111 | return var1 << 16 | var0; | |
112 | } | |
113 | ||
a7c62f85 | 114 | static void bcm47xx_fill_sprom(struct ssb_sprom *sprom, const char *prefix) |
2aa088d6 HM |
115 | { |
116 | char buf[100]; | |
117 | u32 boardflags; | |
118 | ||
119 | memset(sprom, 0, sizeof(struct ssb_sprom)); | |
120 | ||
121 | sprom->revision = 1; /* Fallback: Old hardware does not define this. */ | |
122 | READ_FROM_NVRAM(revision, "sromrev", buf); | |
41790fd5 HM |
123 | if (nvram_getprefix(prefix, "il0macaddr", buf, sizeof(buf)) >= 0 || |
124 | nvram_getprefix(prefix, "macaddr", buf, sizeof(buf)) >= 0) | |
59833fcf | 125 | nvram_parse_macaddr(buf, sprom->il0mac); |
a7c62f85 | 126 | if (nvram_getprefix(prefix, "et0macaddr", buf, sizeof(buf)) >= 0) |
59833fcf | 127 | nvram_parse_macaddr(buf, sprom->et0mac); |
a7c62f85 | 128 | if (nvram_getprefix(prefix, "et1macaddr", buf, sizeof(buf)) >= 0) |
59833fcf | 129 | nvram_parse_macaddr(buf, sprom->et1mac); |
2aa088d6 HM |
130 | READ_FROM_NVRAM(et0phyaddr, "et0phyaddr", buf); |
131 | READ_FROM_NVRAM(et1phyaddr, "et1phyaddr", buf); | |
132 | READ_FROM_NVRAM(et0mdcport, "et0mdcport", buf); | |
133 | READ_FROM_NVRAM(et1mdcport, "et1mdcport", buf); | |
134 | READ_FROM_NVRAM(board_rev, "boardrev", buf); | |
135 | READ_FROM_NVRAM(country_code, "ccode", buf); | |
136 | READ_FROM_NVRAM(ant_available_a, "aa5g", buf); | |
137 | READ_FROM_NVRAM(ant_available_bg, "aa2g", buf); | |
138 | READ_FROM_NVRAM(pa0b0, "pa0b0", buf); | |
139 | READ_FROM_NVRAM(pa0b1, "pa0b1", buf); | |
140 | READ_FROM_NVRAM(pa0b2, "pa0b2", buf); | |
141 | READ_FROM_NVRAM(pa1b0, "pa1b0", buf); | |
142 | READ_FROM_NVRAM(pa1b1, "pa1b1", buf); | |
143 | READ_FROM_NVRAM(pa1b2, "pa1b2", buf); | |
144 | READ_FROM_NVRAM(pa1lob0, "pa1lob0", buf); | |
145 | READ_FROM_NVRAM(pa1lob2, "pa1lob1", buf); | |
146 | READ_FROM_NVRAM(pa1lob1, "pa1lob2", buf); | |
147 | READ_FROM_NVRAM(pa1hib0, "pa1hib0", buf); | |
148 | READ_FROM_NVRAM(pa1hib2, "pa1hib1", buf); | |
149 | READ_FROM_NVRAM(pa1hib1, "pa1hib2", buf); | |
41790fd5 HM |
150 | READ_FROM_NVRAM2(gpio0, "ledbh0", "wl0gpio0", buf); |
151 | READ_FROM_NVRAM2(gpio1, "ledbh1", "wl0gpio1", buf); | |
152 | READ_FROM_NVRAM2(gpio2, "ledbh2", "wl0gpio2", buf); | |
153 | READ_FROM_NVRAM2(gpio3, "ledbh3", "wl0gpio3", buf); | |
154 | READ_FROM_NVRAM2(maxpwr_bg, "maxp2ga0", "pa0maxpwr", buf); | |
155 | READ_FROM_NVRAM2(maxpwr_al, "maxp5gla0", "pa1lomaxpwr", buf); | |
156 | READ_FROM_NVRAM2(maxpwr_a, "maxp5ga0", "pa1maxpwr", buf); | |
157 | READ_FROM_NVRAM2(maxpwr_ah, "maxp5gha0", "pa1himaxpwr", buf); | |
158 | READ_FROM_NVRAM2(itssi_bg, "itt5ga0", "pa0itssit", buf); | |
159 | READ_FROM_NVRAM2(itssi_a, "itt2ga0", "pa1itssit", buf); | |
2aa088d6 HM |
160 | READ_FROM_NVRAM(tri2g, "tri2g", buf); |
161 | READ_FROM_NVRAM(tri5gl, "tri5gl", buf); | |
162 | READ_FROM_NVRAM(tri5g, "tri5g", buf); | |
163 | READ_FROM_NVRAM(tri5gh, "tri5gh", buf); | |
41790fd5 HM |
164 | READ_FROM_NVRAM(txpid2g[0], "txpid2ga0", buf); |
165 | READ_FROM_NVRAM(txpid2g[1], "txpid2ga1", buf); | |
166 | READ_FROM_NVRAM(txpid2g[2], "txpid2ga2", buf); | |
167 | READ_FROM_NVRAM(txpid2g[3], "txpid2ga3", buf); | |
168 | READ_FROM_NVRAM(txpid5g[0], "txpid5ga0", buf); | |
169 | READ_FROM_NVRAM(txpid5g[1], "txpid5ga1", buf); | |
170 | READ_FROM_NVRAM(txpid5g[2], "txpid5ga2", buf); | |
171 | READ_FROM_NVRAM(txpid5g[3], "txpid5ga3", buf); | |
172 | READ_FROM_NVRAM(txpid5gl[0], "txpid5gla0", buf); | |
173 | READ_FROM_NVRAM(txpid5gl[1], "txpid5gla1", buf); | |
174 | READ_FROM_NVRAM(txpid5gl[2], "txpid5gla2", buf); | |
175 | READ_FROM_NVRAM(txpid5gl[3], "txpid5gla3", buf); | |
176 | READ_FROM_NVRAM(txpid5gh[0], "txpid5gha0", buf); | |
177 | READ_FROM_NVRAM(txpid5gh[1], "txpid5gha1", buf); | |
178 | READ_FROM_NVRAM(txpid5gh[2], "txpid5gha2", buf); | |
179 | READ_FROM_NVRAM(txpid5gh[3], "txpid5gha3", buf); | |
2aa088d6 HM |
180 | READ_FROM_NVRAM(rxpo2g, "rxpo2g", buf); |
181 | READ_FROM_NVRAM(rxpo5g, "rxpo5g", buf); | |
182 | READ_FROM_NVRAM(rssisav2g, "rssisav2g", buf); | |
183 | READ_FROM_NVRAM(rssismc2g, "rssismc2g", buf); | |
184 | READ_FROM_NVRAM(rssismf2g, "rssismf2g", buf); | |
185 | READ_FROM_NVRAM(bxa2g, "bxa2g", buf); | |
186 | READ_FROM_NVRAM(rssisav5g, "rssisav5g", buf); | |
187 | READ_FROM_NVRAM(rssismc5g, "rssismc5g", buf); | |
188 | READ_FROM_NVRAM(rssismf5g, "rssismf5g", buf); | |
189 | READ_FROM_NVRAM(bxa5g, "bxa5g", buf); | |
190 | READ_FROM_NVRAM(cck2gpo, "cck2gpo", buf); | |
41790fd5 HM |
191 | |
192 | sprom->ofdm2gpo = nvram_getu32("ofdm2gpo", buf, sizeof(buf)); | |
193 | sprom->ofdm5glpo = nvram_getu32("ofdm5glpo", buf, sizeof(buf)); | |
194 | sprom->ofdm5gpo = nvram_getu32("ofdm5gpo", buf, sizeof(buf)); | |
195 | sprom->ofdm5ghpo = nvram_getu32("ofdm5ghpo", buf, sizeof(buf)); | |
196 | ||
197 | READ_FROM_NVRAM(antenna_gain.ghz24.a0, "ag0", buf); | |
198 | READ_FROM_NVRAM(antenna_gain.ghz24.a1, "ag1", buf); | |
199 | READ_FROM_NVRAM(antenna_gain.ghz24.a2, "ag2", buf); | |
200 | READ_FROM_NVRAM(antenna_gain.ghz24.a3, "ag3", buf); | |
201 | memcpy(&sprom->antenna_gain.ghz5, &sprom->antenna_gain.ghz24, | |
202 | sizeof(sprom->antenna_gain.ghz5)); | |
2aa088d6 | 203 | |
a7c62f85 | 204 | if (nvram_getprefix(prefix, "boardflags", buf, sizeof(buf)) >= 0) { |
2aa088d6 HM |
205 | boardflags = simple_strtoul(buf, NULL, 0); |
206 | if (boardflags) { | |
207 | sprom->boardflags_lo = (boardflags & 0x0000FFFFU); | |
208 | sprom->boardflags_hi = (boardflags & 0xFFFF0000U) >> 16; | |
209 | } | |
210 | } | |
a7c62f85 | 211 | if (nvram_getprefix(prefix, "boardflags2", buf, sizeof(buf)) >= 0) { |
2aa088d6 HM |
212 | boardflags = simple_strtoul(buf, NULL, 0); |
213 | if (boardflags) { | |
214 | sprom->boardflags2_lo = (boardflags & 0x0000FFFFU); | |
215 | sprom->boardflags2_hi = (boardflags & 0xFFFF0000U) >> 16; | |
216 | } | |
217 | } | |
218 | } | |
219 | ||
fe6f3642 HM |
220 | int bcm47xx_get_sprom(struct ssb_bus *bus, struct ssb_sprom *out) |
221 | { | |
222 | char prefix[10]; | |
223 | ||
224 | if (bus->bustype == SSB_BUSTYPE_PCI) { | |
225 | snprintf(prefix, sizeof(prefix), "pci/%u/%u/", | |
226 | bus->host_pci->bus->number + 1, | |
227 | PCI_SLOT(bus->host_pci->devfn)); | |
228 | bcm47xx_fill_sprom(out, prefix); | |
229 | return 0; | |
230 | } else { | |
231 | printk(KERN_WARNING "bcm47xx: unable to fill SPROM for given bustype.\n"); | |
232 | return -EINVAL; | |
233 | } | |
234 | } | |
235 | ||
1c0c13eb AJ |
236 | static int bcm47xx_get_invariants(struct ssb_bus *bus, |
237 | struct ssb_init_invariants *iv) | |
238 | { | |
2aa088d6 | 239 | char buf[20]; |
25e5fb97 AJ |
240 | |
241 | /* Fill boardinfo structure */ | |
242 | memset(&(iv->boardinfo), 0 , sizeof(struct ssb_boardinfo)); | |
243 | ||
82571084 | 244 | if (nvram_getenv("boardvendor", buf, sizeof(buf)) >= 0) |
2aa088d6 HM |
245 | iv->boardinfo.vendor = (u16)simple_strtoul(buf, NULL, 0); |
246 | else | |
247 | iv->boardinfo.vendor = SSB_BOARDVENDOR_BCM; | |
82571084 | 248 | if (nvram_getenv("boardtype", buf, sizeof(buf)) >= 0) |
25e5fb97 | 249 | iv->boardinfo.type = (u16)simple_strtoul(buf, NULL, 0); |
82571084 | 250 | if (nvram_getenv("boardrev", buf, sizeof(buf)) >= 0) |
25e5fb97 AJ |
251 | iv->boardinfo.rev = (u16)simple_strtoul(buf, NULL, 0); |
252 | ||
a7c62f85 | 253 | bcm47xx_fill_sprom(&iv->sprom, NULL); |
121915c4 | 254 | |
2aa088d6 HM |
255 | if (nvram_getenv("cardbus", buf, sizeof(buf)) >= 0) |
256 | iv->has_cardbus_slot = !!simple_strtoul(buf, NULL, 10); | |
25e5fb97 | 257 | |
1c0c13eb AJ |
258 | return 0; |
259 | } | |
260 | ||
08ccf572 | 261 | static void __init bcm47xx_register_ssb(void) |
1c0c13eb AJ |
262 | { |
263 | int err; | |
1690a7f9 HM |
264 | char buf[100]; |
265 | struct ssb_mipscore *mcore; | |
1c0c13eb | 266 | |
fe6f3642 HM |
267 | err = ssb_arch_register_fallback_sprom(&bcm47xx_get_sprom); |
268 | if (err) | |
269 | printk(KERN_WARNING "bcm47xx: someone else already registered" | |
270 | " a ssb SPROM callback handler (err %d)\n", err); | |
271 | ||
08ccf572 | 272 | err = ssb_bus_ssbbus_register(&(bcm47xx_bus.ssb), SSB_ENUM_BASE, |
1c0c13eb AJ |
273 | bcm47xx_get_invariants); |
274 | if (err) | |
275 | panic("Failed to initialize SSB bus (err %d)\n", err); | |
276 | ||
08ccf572 | 277 | mcore = &bcm47xx_bus.ssb.mipscore; |
1690a7f9 HM |
278 | if (nvram_getenv("kernel_args", buf, sizeof(buf)) >= 0) { |
279 | if (strstr(buf, "console=ttyS1")) { | |
280 | struct ssb_serial_port port; | |
281 | ||
282 | printk(KERN_DEBUG "Swapping serial ports!\n"); | |
283 | /* swap serial ports */ | |
284 | memcpy(&port, &mcore->serial_ports[0], sizeof(port)); | |
285 | memcpy(&mcore->serial_ports[0], &mcore->serial_ports[1], | |
286 | sizeof(port)); | |
287 | memcpy(&mcore->serial_ports[1], &port, sizeof(port)); | |
288 | } | |
289 | } | |
08ccf572 HM |
290 | } |
291 | ||
292 | void __init plat_mem_setup(void) | |
293 | { | |
294 | struct cpuinfo_mips *c = ¤t_cpu_data; | |
295 | ||
296 | bcm47xx_bus_type = BCM47XX_BUS_TYPE_SSB; | |
297 | bcm47xx_register_ssb(); | |
1690a7f9 | 298 | |
1c0c13eb AJ |
299 | _machine_restart = bcm47xx_machine_restart; |
300 | _machine_halt = bcm47xx_machine_halt; | |
301 | pm_power_off = bcm47xx_machine_halt; | |
1c0c13eb | 302 | } |