Merge tag 'v4.0-rc5' into next
[deliverable/linux.git] / arch / mips / include / asm / mach-pmcs-msp71xx / war.h
CommitLineData
b37bac94
RB
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org>
7 */
8#ifndef __ASM_MIPS_PMC_SIERRA_WAR_H
9#define __ASM_MIPS_PMC_SIERRA_WAR_H
10
11#define R4600_V1_INDEX_ICACHEOP_WAR 0
12#define R4600_V1_HIT_CACHEOP_WAR 0
13#define R4600_V2_HIT_CACHEOP_WAR 0
14#define R5432_CP0_INTERRUPT_WAR 0
15#define BCM1250_M3_WAR 0
16#define SIBYTE_1956_WAR 0
17#define MIPS4K_ICACHE_REFILL_WAR 0
18#define MIPS_CACHE_SYNC_WAR 0
19#define TX49XX_ICACHE_INDEX_INV_WAR 0
b37bac94
RB
20#define ICACHE_REFILLS_WORKAROUND_WAR 0
21#define R10000_LLSC_WAR 0
22#if defined(CONFIG_PMC_MSP7120_EVAL) || defined(CONFIG_PMC_MSP7120_GW) || \
23 defined(CONFIG_PMC_MSP7120_FPGA)
70342287 24#define MIPS34K_MISSED_ITLB_WAR 1
6577890f 25#else
70342287 26#define MIPS34K_MISSED_ITLB_WAR 0
b37bac94
RB
27#endif
28
29#endif /* __ASM_MIPS_PMC_SIERRA_WAR_H */
This page took 0.429387 seconds and 5 git commands to generate.