Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | */ | |
6 | #ifndef _ASM_PCI_H | |
7 | #define _ASM_PCI_H | |
8 | ||
1da177e4 LT |
9 | #include <linux/mm.h> |
10 | ||
11 | #ifdef __KERNEL__ | |
12 | ||
13 | /* | |
14 | * This file essentially defines the interface between board | |
70342287 | 15 | * specific PCI code and MIPS common PCI code. Should potentially put |
1da177e4 LT |
16 | * into include/asm/pci.h file. |
17 | */ | |
18 | ||
19 | #include <linux/ioport.h> | |
a48cf37a | 20 | #include <linux/of.h> |
1da177e4 LT |
21 | |
22 | /* | |
70342287 | 23 | * Each pci channel is a top-level PCI bus seem by CPU. A machine with |
1da177e4 LT |
24 | * multiple PCI channels may have multiple PCI host controllers or a |
25 | * single controller supporting multiple channels. | |
26 | */ | |
27 | struct pci_controller { | |
28 | struct pci_controller *next; | |
29 | struct pci_bus *bus; | |
a48cf37a | 30 | struct device_node *of_node; |
1da177e4 LT |
31 | |
32 | struct pci_ops *pci_ops; | |
33 | struct resource *mem_resource; | |
34 | unsigned long mem_offset; | |
35 | struct resource *io_resource; | |
36 | unsigned long io_offset; | |
140c1729 | 37 | unsigned long io_map_base; |
a2e50f53 JK |
38 | struct resource *busn_resource; |
39 | unsigned long busn_offset; | |
1da177e4 LT |
40 | |
41 | unsigned int index; | |
42 | /* For compatibility with current (as of July 2003) pciutils | |
43 | and XFree86. Eventually will be removed. */ | |
44 | unsigned int need_domain_info; | |
45 | ||
8a1417de AI |
46 | /* Optional access methods for reading/writing the bus number |
47 | of the PCI controller */ | |
48 | int (*get_busno)(void); | |
49 | void (*set_busno)(int busno); | |
1da177e4 LT |
50 | }; |
51 | ||
52 | /* | |
53 | * Used by boards to register their PCI busses before the actual scanning. | |
54 | */ | |
1da177e4 LT |
55 | extern void register_pci_controller(struct pci_controller *hose); |
56 | ||
57 | /* | |
58 | * board supplied pci irq fixup routine | |
59 | */ | |
19df0d11 | 60 | extern int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin); |
1da177e4 LT |
61 | |
62 | ||
63 | /* Can be used to override the logic in pci_scan_bus for skipping | |
64 | already-configured bus numbers - to be used for buggy BIOSes | |
65 | or architectures with incomplete PCI setup by the loader */ | |
66 | ||
67 | extern unsigned int pcibios_assign_all_busses(void); | |
68 | ||
1da177e4 LT |
69 | extern unsigned long PCIBIOS_MIN_IO; |
70 | extern unsigned long PCIBIOS_MIN_MEM; | |
71 | ||
72 | #define PCIBIOS_MIN_CARDBUS_IO 0x4000 | |
73 | ||
74 | extern void pcibios_set_master(struct pci_dev *dev); | |
75 | ||
98873f53 RB |
76 | #define HAVE_PCI_MMAP |
77 | ||
78 | extern int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma, | |
79 | enum pci_mmap_state mmap_state, int write_combine); | |
80 | ||
4c2924b7 WG |
81 | #define HAVE_ARCH_PCI_RESOURCE_TO_USER |
82 | ||
1da177e4 LT |
83 | /* |
84 | * Dynamic DMA mapping stuff. | |
85 | * MIPS has everything mapped statically. | |
86 | */ | |
87 | ||
88 | #include <linux/types.h> | |
89 | #include <linux/slab.h> | |
84be456f | 90 | #include <linux/scatterlist.h> |
1da177e4 LT |
91 | #include <linux/string.h> |
92 | #include <asm/io.h> | |
93 | ||
94 | struct pci_dev; | |
95 | ||
96 | /* | |
e8b5325c SR |
97 | * The PCI address space does equal the physical memory address space. |
98 | * The networking and block device layers use this boolean for bounce | |
99 | * buffer decisions. | |
1da177e4 | 100 | */ |
e8b5325c | 101 | #define PCI_DMA_BUS_IS_PHYS (1) |
1da177e4 | 102 | |
6fb8a163 | 103 | #ifdef CONFIG_PCI_DOMAINS |
1da177e4 LT |
104 | #define pci_domain_nr(bus) ((struct pci_controller *)(bus)->sysdata)->index |
105 | ||
106 | static inline int pci_proc_domain(struct pci_bus *bus) | |
107 | { | |
108 | struct pci_controller *hose = bus->sysdata; | |
109 | return hose->need_domain_info; | |
110 | } | |
6fb8a163 | 111 | #endif /* CONFIG_PCI_DOMAINS */ |
1da177e4 | 112 | |
1da177e4 LT |
113 | #endif /* __KERNEL__ */ |
114 | ||
1da177e4 LT |
115 | /* Do platform specific device initialization at pci_enable_device() time */ |
116 | extern int pcibios_plat_dev_init(struct pci_dev *dev); | |
117 | ||
5b1d221e RB |
118 | /* Chances are this interrupt is wired PC-style ... */ |
119 | static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel) | |
120 | { | |
121 | return channel ? 15 : 14; | |
122 | } | |
123 | ||
47a5c976 AN |
124 | extern char * (*pcibios_plat_setup)(char *str); |
125 | ||
15b6dcba | 126 | #ifdef CONFIG_OF |
a48cf37a | 127 | /* this function parses memory ranges from a device node */ |
28eb0e46 GKH |
128 | extern void pci_load_of_ranges(struct pci_controller *hose, |
129 | struct device_node *node); | |
15b6dcba GJ |
130 | #else |
131 | static inline void pci_load_of_ranges(struct pci_controller *hose, | |
132 | struct device_node *node) {} | |
133 | #endif | |
a48cf37a | 134 | |
1da177e4 | 135 | #endif /* _ASM_PCI_H */ |