Commit | Line | Data |
---|---|---|
e30ec452 TS |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * A small micro-assembler. It is intentionally kept simple, does only | |
7 | * support a subset of instructions, and does not try to hide pipeline | |
8 | * effects like branch delay slots. | |
9 | * | |
70342287 | 10 | * Copyright (C) 2004, 2005, 2006, 2008 Thiemo Seufer |
e30ec452 TS |
11 | * Copyright (C) 2005, 2007 Maciej W. Rozycki |
12 | * Copyright (C) 2006 Ralf Baechle (ralf@linux-mips.org) | |
abc597fe | 13 | * Copyright (C) 2012, 2013 MIPS Technologies, Inc. All rights reserved. |
e30ec452 TS |
14 | */ |
15 | ||
e30ec452 TS |
16 | enum fields { |
17 | RS = 0x001, | |
18 | RT = 0x002, | |
19 | RD = 0x004, | |
20 | RE = 0x008, | |
21 | SIMM = 0x010, | |
22 | UIMM = 0x020, | |
23 | BIMM = 0x040, | |
24 | JIMM = 0x080, | |
25 | FUNC = 0x100, | |
58b9e223 | 26 | SET = 0x200, |
51eec48e LY |
27 | SCIMM = 0x400, |
28 | SIMM9 = 0x800, | |
e30ec452 TS |
29 | }; |
30 | ||
31 | #define OP_MASK 0x3f | |
32 | #define OP_SH 26 | |
e30ec452 TS |
33 | #define RD_MASK 0x1f |
34 | #define RD_SH 11 | |
35 | #define RE_MASK 0x1f | |
36 | #define RE_SH 6 | |
37 | #define IMM_MASK 0xffff | |
38 | #define IMM_SH 0 | |
39 | #define JIMM_MASK 0x3ffffff | |
40 | #define JIMM_SH 0 | |
41 | #define FUNC_MASK 0x3f | |
42 | #define FUNC_SH 0 | |
43 | #define SET_MASK 0x7 | |
44 | #define SET_SH 0 | |
51eec48e LY |
45 | #define SIMM9_SH 7 |
46 | #define SIMM9_MASK 0x1ff | |
e30ec452 TS |
47 | |
48 | enum opcode { | |
49 | insn_invalid, | |
71a1c776 SH |
50 | insn_addiu, insn_addu, insn_and, insn_andi, insn_bbit0, insn_bbit1, |
51 | insn_beq, insn_beql, insn_bgez, insn_bgezl, insn_bltz, insn_bltzl, | |
59e3559f | 52 | insn_bne, insn_cache, insn_cfc1, insn_cfcmsa, insn_ctc1, insn_ctcmsa, |
61c64cf9 JH |
53 | insn_daddiu, insn_daddu, insn_di, insn_dins, insn_dinsm, insn_divu, |
54 | insn_dmfc0, insn_dmtc0, insn_drotr, insn_drotr32, insn_dsll, | |
55 | insn_dsll32, insn_dsra, insn_dsrl, insn_dsrl32, insn_dsubu, insn_eret, | |
56 | insn_ext, insn_ins, insn_j, insn_jal, insn_jalr, insn_jr, insn_lb, | |
57 | insn_ld, insn_ldx, insn_lh, insn_ll, insn_lld, insn_lui, insn_lw, | |
58 | insn_lwx, insn_mfc0, insn_mfhc0, insn_mfhi, insn_mflo, insn_mtc0, | |
9f730a60 JH |
59 | insn_mthc0, insn_mthi, insn_mtlo, insn_mul, insn_or, insn_ori, |
60 | insn_pref, insn_rfe, insn_rotr, insn_sc, insn_scd, insn_sd, insn_sll, | |
61 | insn_sllv, insn_slt, insn_sltiu, insn_sltu, insn_sra, insn_srl, | |
62 | insn_srlv, insn_subu, insn_sw, insn_sync, insn_syscall, insn_tlbp, | |
63 | insn_tlbr, insn_tlbwi, insn_tlbwr, insn_wait, insn_wsbh, insn_xor, | |
64 | insn_xori, insn_yield, insn_lddir, insn_ldpte, | |
e30ec452 TS |
65 | }; |
66 | ||
67 | struct insn { | |
68 | enum opcode opcode; | |
69 | u32 match; | |
70 | enum fields fields; | |
71 | }; | |
72 | ||
078a55fc | 73 | static inline u32 build_rs(u32 arg) |
e30ec452 | 74 | { |
8d662c8d | 75 | WARN(arg & ~RS_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
76 | |
77 | return (arg & RS_MASK) << RS_SH; | |
78 | } | |
79 | ||
078a55fc | 80 | static inline u32 build_rt(u32 arg) |
e30ec452 | 81 | { |
8d662c8d | 82 | WARN(arg & ~RT_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
83 | |
84 | return (arg & RT_MASK) << RT_SH; | |
85 | } | |
86 | ||
078a55fc | 87 | static inline u32 build_rd(u32 arg) |
e30ec452 | 88 | { |
8d662c8d | 89 | WARN(arg & ~RD_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
90 | |
91 | return (arg & RD_MASK) << RD_SH; | |
92 | } | |
93 | ||
078a55fc | 94 | static inline u32 build_re(u32 arg) |
e30ec452 | 95 | { |
8d662c8d | 96 | WARN(arg & ~RE_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
97 | |
98 | return (arg & RE_MASK) << RE_SH; | |
99 | } | |
100 | ||
078a55fc | 101 | static inline u32 build_simm(s32 arg) |
e30ec452 | 102 | { |
8d662c8d DD |
103 | WARN(arg > 0x7fff || arg < -0x8000, |
104 | KERN_WARNING "Micro-assembler field overflow\n"); | |
e30ec452 TS |
105 | |
106 | return arg & 0xffff; | |
107 | } | |
108 | ||
078a55fc | 109 | static inline u32 build_uimm(u32 arg) |
e30ec452 | 110 | { |
8d662c8d | 111 | WARN(arg & ~IMM_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
112 | |
113 | return arg & IMM_MASK; | |
114 | } | |
115 | ||
078a55fc | 116 | static inline u32 build_scimm(u32 arg) |
58b9e223 | 117 | { |
8d662c8d DD |
118 | WARN(arg & ~SCIMM_MASK, |
119 | KERN_WARNING "Micro-assembler field overflow\n"); | |
58b9e223 DD |
120 | |
121 | return (arg & SCIMM_MASK) << SCIMM_SH; | |
122 | } | |
123 | ||
51eec48e LY |
124 | static inline u32 build_scimm9(s32 arg) |
125 | { | |
126 | WARN((arg > 0xff || arg < -0x100), | |
127 | KERN_WARNING "Micro-assembler field overflow\n"); | |
128 | ||
129 | return (arg & SIMM9_MASK) << SIMM9_SH; | |
130 | } | |
131 | ||
078a55fc | 132 | static inline u32 build_func(u32 arg) |
e30ec452 | 133 | { |
8d662c8d | 134 | WARN(arg & ~FUNC_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
135 | |
136 | return arg & FUNC_MASK; | |
137 | } | |
138 | ||
078a55fc | 139 | static inline u32 build_set(u32 arg) |
e30ec452 | 140 | { |
8d662c8d | 141 | WARN(arg & ~SET_MASK, KERN_WARNING "Micro-assembler field overflow\n"); |
e30ec452 TS |
142 | |
143 | return arg & SET_MASK; | |
144 | } | |
145 | ||
078a55fc | 146 | static void build_insn(u32 **buf, enum opcode opc, ...); |
e30ec452 TS |
147 | |
148 | #define I_u1u2u3(op) \ | |
149 | Ip_u1u2u3(op) \ | |
150 | { \ | |
151 | build_insn(buf, insn##op, a, b, c); \ | |
22b0763a DD |
152 | } \ |
153 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 | 154 | |
9d987369 MC |
155 | #define I_s3s1s2(op) \ |
156 | Ip_s3s1s2(op) \ | |
157 | { \ | |
158 | build_insn(buf, insn##op, b, c, a); \ | |
159 | } \ | |
160 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
161 | ||
e30ec452 TS |
162 | #define I_u2u1u3(op) \ |
163 | Ip_u2u1u3(op) \ | |
164 | { \ | |
165 | build_insn(buf, insn##op, b, a, c); \ | |
22b0763a DD |
166 | } \ |
167 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 | 168 | |
beef8e02 MC |
169 | #define I_u3u2u1(op) \ |
170 | Ip_u3u2u1(op) \ | |
171 | { \ | |
172 | build_insn(buf, insn##op, c, b, a); \ | |
173 | } \ | |
174 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
175 | ||
e30ec452 TS |
176 | #define I_u3u1u2(op) \ |
177 | Ip_u3u1u2(op) \ | |
178 | { \ | |
179 | build_insn(buf, insn##op, b, c, a); \ | |
22b0763a DD |
180 | } \ |
181 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
182 | |
183 | #define I_u1u2s3(op) \ | |
184 | Ip_u1u2s3(op) \ | |
185 | { \ | |
186 | build_insn(buf, insn##op, a, b, c); \ | |
22b0763a DD |
187 | } \ |
188 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
189 | |
190 | #define I_u2s3u1(op) \ | |
191 | Ip_u2s3u1(op) \ | |
192 | { \ | |
193 | build_insn(buf, insn##op, c, a, b); \ | |
22b0763a DD |
194 | } \ |
195 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
196 | |
197 | #define I_u2u1s3(op) \ | |
198 | Ip_u2u1s3(op) \ | |
199 | { \ | |
200 | build_insn(buf, insn##op, b, a, c); \ | |
22b0763a DD |
201 | } \ |
202 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 | 203 | |
92078e06 DD |
204 | #define I_u2u1msbu3(op) \ |
205 | Ip_u2u1msbu3(op) \ | |
206 | { \ | |
207 | build_insn(buf, insn##op, b, a, c+d-1, c); \ | |
22b0763a DD |
208 | } \ |
209 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
92078e06 | 210 | |
c42aef09 DD |
211 | #define I_u2u1msb32u3(op) \ |
212 | Ip_u2u1msbu3(op) \ | |
213 | { \ | |
214 | build_insn(buf, insn##op, b, a, c+d-33, c); \ | |
215 | } \ | |
216 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
217 | ||
70342287 | 218 | #define I_u2u1msbdu3(op) \ |
e6de1a09 SH |
219 | Ip_u2u1msbu3(op) \ |
220 | { \ | |
221 | build_insn(buf, insn##op, b, a, d-1, c); \ | |
222 | } \ | |
223 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
224 | ||
e30ec452 TS |
225 | #define I_u1u2(op) \ |
226 | Ip_u1u2(op) \ | |
227 | { \ | |
228 | build_insn(buf, insn##op, a, b); \ | |
22b0763a DD |
229 | } \ |
230 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 | 231 | |
d674dd14 PB |
232 | #define I_u2u1(op) \ |
233 | Ip_u1u2(op) \ | |
234 | { \ | |
235 | build_insn(buf, insn##op, b, a); \ | |
236 | } \ | |
237 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
238 | ||
e30ec452 TS |
239 | #define I_u1s2(op) \ |
240 | Ip_u1s2(op) \ | |
241 | { \ | |
242 | build_insn(buf, insn##op, a, b); \ | |
22b0763a DD |
243 | } \ |
244 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
245 | |
246 | #define I_u1(op) \ | |
247 | Ip_u1(op) \ | |
248 | { \ | |
249 | build_insn(buf, insn##op, a); \ | |
22b0763a DD |
250 | } \ |
251 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
252 | |
253 | #define I_0(op) \ | |
254 | Ip_0(op) \ | |
255 | { \ | |
256 | build_insn(buf, insn##op); \ | |
22b0763a DD |
257 | } \ |
258 | UASM_EXPORT_SYMBOL(uasm_i##op); | |
e30ec452 TS |
259 | |
260 | I_u2u1s3(_addiu) | |
261 | I_u3u1u2(_addu) | |
262 | I_u2u1u3(_andi) | |
263 | I_u3u1u2(_and) | |
264 | I_u1u2s3(_beq) | |
265 | I_u1u2s3(_beql) | |
266 | I_u1s2(_bgez) | |
267 | I_u1s2(_bgezl) | |
268 | I_u1s2(_bltz) | |
269 | I_u1s2(_bltzl) | |
270 | I_u1u2s3(_bne) | |
fb2a27e7 | 271 | I_u2s3u1(_cache) |
c29732a1 | 272 | I_u1u2(_cfc1) |
59e3559f | 273 | I_u2u1(_cfcmsa) |
c29732a1 | 274 | I_u1u2(_ctc1) |
59e3559f | 275 | I_u2u1(_ctcmsa) |
e30ec452 TS |
276 | I_u1u2u3(_dmfc0) |
277 | I_u1u2u3(_dmtc0) | |
278 | I_u2u1s3(_daddiu) | |
279 | I_u3u1u2(_daddu) | |
61c64cf9 | 280 | I_u1(_di); |
4c12a854 | 281 | I_u1u2(_divu) |
e30ec452 TS |
282 | I_u2u1u3(_dsll) |
283 | I_u2u1u3(_dsll32) | |
284 | I_u2u1u3(_dsra) | |
285 | I_u2u1u3(_dsrl) | |
286 | I_u2u1u3(_dsrl32) | |
92078e06 | 287 | I_u2u1u3(_drotr) |
de6d5b55 | 288 | I_u2u1u3(_drotr32) |
e30ec452 TS |
289 | I_u3u1u2(_dsubu) |
290 | I_0(_eret) | |
e6de1a09 SH |
291 | I_u2u1msbdu3(_ext) |
292 | I_u2u1msbu3(_ins) | |
e30ec452 TS |
293 | I_u1(_j) |
294 | I_u1(_jal) | |
49e9529b | 295 | I_u2u1(_jalr) |
e30ec452 | 296 | I_u1(_jr) |
82488818 | 297 | I_u2s3u1(_lb) |
e30ec452 | 298 | I_u2s3u1(_ld) |
d6b3314b | 299 | I_u2s3u1(_lh) |
e30ec452 TS |
300 | I_u2s3u1(_ll) |
301 | I_u2s3u1(_lld) | |
302 | I_u1s2(_lui) | |
303 | I_u2s3u1(_lw) | |
304 | I_u1u2u3(_mfc0) | |
e2965cd0 | 305 | I_u1u2u3(_mfhc0) |
f3ec7a23 | 306 | I_u1(_mfhi) |
16d21a81 | 307 | I_u1(_mflo) |
e30ec452 | 308 | I_u1u2u3(_mtc0) |
e2965cd0 | 309 | I_u1u2u3(_mthc0) |
9f730a60 JH |
310 | I_u1(_mthi) |
311 | I_u1(_mtlo) | |
a8e897ad | 312 | I_u3u1u2(_mul) |
e30ec452 | 313 | I_u2u1u3(_ori) |
5808184f | 314 | I_u3u1u2(_or) |
e30ec452 TS |
315 | I_0(_rfe) |
316 | I_u2s3u1(_sc) | |
317 | I_u2s3u1(_scd) | |
318 | I_u2s3u1(_sd) | |
319 | I_u2u1u3(_sll) | |
bef581ba | 320 | I_u3u2u1(_sllv) |
7682f9e8 | 321 | I_s3s1s2(_slt) |
390363ed | 322 | I_u2u1s3(_sltiu) |
e8ef868b | 323 | I_u3u1u2(_sltu) |
e30ec452 TS |
324 | I_u2u1u3(_sra) |
325 | I_u2u1u3(_srl) | |
f31318fd | 326 | I_u3u2u1(_srlv) |
32546f38 | 327 | I_u2u1u3(_rotr) |
e30ec452 TS |
328 | I_u3u1u2(_subu) |
329 | I_u2s3u1(_sw) | |
729ff561 | 330 | I_u1(_sync) |
e30ec452 | 331 | I_0(_tlbp) |
32546f38 | 332 | I_0(_tlbr) |
e30ec452 TS |
333 | I_0(_tlbwi) |
334 | I_0(_tlbwr) | |
53ed1389 | 335 | I_u1(_wait); |
ab9e4fa0 | 336 | I_u2u1(_wsbh) |
e30ec452 TS |
337 | I_u3u1u2(_xor) |
338 | I_u2u1u3(_xori) | |
d674dd14 | 339 | I_u2u1(_yield) |
92078e06 | 340 | I_u2u1msbu3(_dins); |
c42aef09 | 341 | I_u2u1msb32u3(_dinsm); |
58b9e223 | 342 | I_u1(_syscall); |
5b97c3f7 DD |
343 | I_u1u2s3(_bbit0); |
344 | I_u1u2s3(_bbit1); | |
bb3d68c3 DD |
345 | I_u3u1u2(_lwx) |
346 | I_u3u1u2(_ldx) | |
380cd582 HC |
347 | I_u1u2(_ldpte) |
348 | I_u2u1u3(_lddir) | |
e30ec452 | 349 | |
c9941158 DD |
350 | #ifdef CONFIG_CPU_CAVIUM_OCTEON |
351 | #include <asm/octeon/octeon.h> | |
078a55fc | 352 | void ISAFUNC(uasm_i_pref)(u32 **buf, unsigned int a, signed int b, |
c9941158 DD |
353 | unsigned int c) |
354 | { | |
e3d0ead5 | 355 | if (CAVIUM_OCTEON_DCACHE_PREFETCH_WAR && a <= 24 && a != 5) |
c9941158 DD |
356 | /* |
357 | * As per erratum Core-14449, replace prefetches 0-4, | |
358 | * 6-24 with 'pref 28'. | |
359 | */ | |
360 | build_insn(buf, insn_pref, c, 28, b); | |
361 | else | |
362 | build_insn(buf, insn_pref, c, a, b); | |
363 | } | |
abc597fe | 364 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_i_pref)); |
c9941158 DD |
365 | #else |
366 | I_u2s3u1(_pref) | |
367 | #endif | |
368 | ||
e30ec452 | 369 | /* Handle labels. */ |
078a55fc | 370 | void ISAFUNC(uasm_build_label)(struct uasm_label **lab, u32 *addr, int lid) |
e30ec452 TS |
371 | { |
372 | (*lab)->addr = addr; | |
373 | (*lab)->lab = lid; | |
374 | (*lab)++; | |
375 | } | |
abc597fe | 376 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_build_label)); |
e30ec452 | 377 | |
078a55fc | 378 | int ISAFUNC(uasm_in_compat_space_p)(long addr) |
e30ec452 TS |
379 | { |
380 | /* Is this address in 32bit compat space? */ | |
381 | #ifdef CONFIG_64BIT | |
382 | return (((addr) & 0xffffffff00000000L) == 0xffffffff00000000L); | |
383 | #else | |
384 | return 1; | |
385 | #endif | |
386 | } | |
abc597fe | 387 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_in_compat_space_p)); |
e30ec452 | 388 | |
078a55fc | 389 | static int uasm_rel_highest(long val) |
e30ec452 TS |
390 | { |
391 | #ifdef CONFIG_64BIT | |
392 | return ((((val + 0x800080008000L) >> 48) & 0xffff) ^ 0x8000) - 0x8000; | |
393 | #else | |
394 | return 0; | |
395 | #endif | |
396 | } | |
397 | ||
078a55fc | 398 | static int uasm_rel_higher(long val) |
e30ec452 TS |
399 | { |
400 | #ifdef CONFIG_64BIT | |
401 | return ((((val + 0x80008000L) >> 32) & 0xffff) ^ 0x8000) - 0x8000; | |
402 | #else | |
403 | return 0; | |
404 | #endif | |
405 | } | |
406 | ||
078a55fc | 407 | int ISAFUNC(uasm_rel_hi)(long val) |
e30ec452 TS |
408 | { |
409 | return ((((val + 0x8000L) >> 16) & 0xffff) ^ 0x8000) - 0x8000; | |
410 | } | |
abc597fe | 411 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_rel_hi)); |
e30ec452 | 412 | |
078a55fc | 413 | int ISAFUNC(uasm_rel_lo)(long val) |
e30ec452 TS |
414 | { |
415 | return ((val & 0xffff) ^ 0x8000) - 0x8000; | |
416 | } | |
abc597fe | 417 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_rel_lo)); |
e30ec452 | 418 | |
078a55fc | 419 | void ISAFUNC(UASM_i_LA_mostly)(u32 **buf, unsigned int rs, long addr) |
e30ec452 | 420 | { |
abc597fe SH |
421 | if (!ISAFUNC(uasm_in_compat_space_p)(addr)) { |
422 | ISAFUNC(uasm_i_lui)(buf, rs, uasm_rel_highest(addr)); | |
e30ec452 | 423 | if (uasm_rel_higher(addr)) |
abc597fe SH |
424 | ISAFUNC(uasm_i_daddiu)(buf, rs, rs, uasm_rel_higher(addr)); |
425 | if (ISAFUNC(uasm_rel_hi(addr))) { | |
426 | ISAFUNC(uasm_i_dsll)(buf, rs, rs, 16); | |
427 | ISAFUNC(uasm_i_daddiu)(buf, rs, rs, | |
428 | ISAFUNC(uasm_rel_hi)(addr)); | |
429 | ISAFUNC(uasm_i_dsll)(buf, rs, rs, 16); | |
e30ec452 | 430 | } else |
abc597fe | 431 | ISAFUNC(uasm_i_dsll32)(buf, rs, rs, 0); |
e30ec452 | 432 | } else |
abc597fe | 433 | ISAFUNC(uasm_i_lui)(buf, rs, ISAFUNC(uasm_rel_hi(addr))); |
e30ec452 | 434 | } |
abc597fe | 435 | UASM_EXPORT_SYMBOL(ISAFUNC(UASM_i_LA_mostly)); |
e30ec452 | 436 | |
078a55fc | 437 | void ISAFUNC(UASM_i_LA)(u32 **buf, unsigned int rs, long addr) |
e30ec452 | 438 | { |
abc597fe SH |
439 | ISAFUNC(UASM_i_LA_mostly)(buf, rs, addr); |
440 | if (ISAFUNC(uasm_rel_lo(addr))) { | |
441 | if (!ISAFUNC(uasm_in_compat_space_p)(addr)) | |
442 | ISAFUNC(uasm_i_daddiu)(buf, rs, rs, | |
443 | ISAFUNC(uasm_rel_lo(addr))); | |
e30ec452 | 444 | else |
abc597fe SH |
445 | ISAFUNC(uasm_i_addiu)(buf, rs, rs, |
446 | ISAFUNC(uasm_rel_lo(addr))); | |
e30ec452 TS |
447 | } |
448 | } | |
abc597fe | 449 | UASM_EXPORT_SYMBOL(ISAFUNC(UASM_i_LA)); |
e30ec452 TS |
450 | |
451 | /* Handle relocations. */ | |
078a55fc | 452 | void ISAFUNC(uasm_r_mips_pc16)(struct uasm_reloc **rel, u32 *addr, int lid) |
e30ec452 TS |
453 | { |
454 | (*rel)->addr = addr; | |
455 | (*rel)->type = R_MIPS_PC16; | |
456 | (*rel)->lab = lid; | |
457 | (*rel)++; | |
458 | } | |
abc597fe | 459 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_r_mips_pc16)); |
e30ec452 | 460 | |
078a55fc PG |
461 | static inline void __resolve_relocs(struct uasm_reloc *rel, |
462 | struct uasm_label *lab); | |
e30ec452 | 463 | |
078a55fc PG |
464 | void ISAFUNC(uasm_resolve_relocs)(struct uasm_reloc *rel, |
465 | struct uasm_label *lab) | |
e30ec452 TS |
466 | { |
467 | struct uasm_label *l; | |
468 | ||
469 | for (; rel->lab != UASM_LABEL_INVALID; rel++) | |
470 | for (l = lab; l->lab != UASM_LABEL_INVALID; l++) | |
471 | if (rel->lab == l->lab) | |
472 | __resolve_relocs(rel, l); | |
473 | } | |
abc597fe | 474 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_resolve_relocs)); |
e30ec452 | 475 | |
078a55fc PG |
476 | void ISAFUNC(uasm_move_relocs)(struct uasm_reloc *rel, u32 *first, u32 *end, |
477 | long off) | |
e30ec452 TS |
478 | { |
479 | for (; rel->lab != UASM_LABEL_INVALID; rel++) | |
480 | if (rel->addr >= first && rel->addr < end) | |
481 | rel->addr += off; | |
482 | } | |
abc597fe | 483 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_move_relocs)); |
e30ec452 | 484 | |
078a55fc PG |
485 | void ISAFUNC(uasm_move_labels)(struct uasm_label *lab, u32 *first, u32 *end, |
486 | long off) | |
e30ec452 TS |
487 | { |
488 | for (; lab->lab != UASM_LABEL_INVALID; lab++) | |
489 | if (lab->addr >= first && lab->addr < end) | |
490 | lab->addr += off; | |
491 | } | |
abc597fe | 492 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_move_labels)); |
e30ec452 | 493 | |
078a55fc PG |
494 | void ISAFUNC(uasm_copy_handler)(struct uasm_reloc *rel, struct uasm_label *lab, |
495 | u32 *first, u32 *end, u32 *target) | |
e30ec452 TS |
496 | { |
497 | long off = (long)(target - first); | |
498 | ||
499 | memcpy(target, first, (end - first) * sizeof(u32)); | |
500 | ||
abc597fe SH |
501 | ISAFUNC(uasm_move_relocs(rel, first, end, off)); |
502 | ISAFUNC(uasm_move_labels(lab, first, end, off)); | |
e30ec452 | 503 | } |
abc597fe | 504 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_copy_handler)); |
e30ec452 | 505 | |
078a55fc | 506 | int ISAFUNC(uasm_insn_has_bdelay)(struct uasm_reloc *rel, u32 *addr) |
e30ec452 TS |
507 | { |
508 | for (; rel->lab != UASM_LABEL_INVALID; rel++) { | |
509 | if (rel->addr == addr | |
510 | && (rel->type == R_MIPS_PC16 | |
511 | || rel->type == R_MIPS_26)) | |
512 | return 1; | |
513 | } | |
514 | ||
515 | return 0; | |
516 | } | |
abc597fe | 517 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_insn_has_bdelay)); |
e30ec452 TS |
518 | |
519 | /* Convenience functions for labeled branches. */ | |
078a55fc PG |
520 | void ISAFUNC(uasm_il_bltz)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
521 | int lid) | |
e30ec452 TS |
522 | { |
523 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 524 | ISAFUNC(uasm_i_bltz)(p, reg, 0); |
e30ec452 | 525 | } |
abc597fe | 526 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bltz)); |
e30ec452 | 527 | |
078a55fc | 528 | void ISAFUNC(uasm_il_b)(u32 **p, struct uasm_reloc **r, int lid) |
e30ec452 TS |
529 | { |
530 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 531 | ISAFUNC(uasm_i_b)(p, 0); |
e30ec452 | 532 | } |
abc597fe | 533 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_b)); |
e30ec452 | 534 | |
8dee5901 PB |
535 | void ISAFUNC(uasm_il_beq)(u32 **p, struct uasm_reloc **r, unsigned int r1, |
536 | unsigned int r2, int lid) | |
537 | { | |
538 | uasm_r_mips_pc16(r, *p, lid); | |
539 | ISAFUNC(uasm_i_beq)(p, r1, r2, 0); | |
540 | } | |
541 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_beq)); | |
542 | ||
078a55fc PG |
543 | void ISAFUNC(uasm_il_beqz)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
544 | int lid) | |
e30ec452 TS |
545 | { |
546 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 547 | ISAFUNC(uasm_i_beqz)(p, reg, 0); |
e30ec452 | 548 | } |
abc597fe | 549 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_beqz)); |
e30ec452 | 550 | |
078a55fc PG |
551 | void ISAFUNC(uasm_il_beqzl)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
552 | int lid) | |
e30ec452 TS |
553 | { |
554 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 555 | ISAFUNC(uasm_i_beqzl)(p, reg, 0); |
e30ec452 | 556 | } |
abc597fe | 557 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_beqzl)); |
e30ec452 | 558 | |
078a55fc PG |
559 | void ISAFUNC(uasm_il_bne)(u32 **p, struct uasm_reloc **r, unsigned int reg1, |
560 | unsigned int reg2, int lid) | |
fb2a27e7 TS |
561 | { |
562 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 563 | ISAFUNC(uasm_i_bne)(p, reg1, reg2, 0); |
fb2a27e7 | 564 | } |
abc597fe | 565 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bne)); |
fb2a27e7 | 566 | |
078a55fc PG |
567 | void ISAFUNC(uasm_il_bnez)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
568 | int lid) | |
e30ec452 TS |
569 | { |
570 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 571 | ISAFUNC(uasm_i_bnez)(p, reg, 0); |
e30ec452 | 572 | } |
abc597fe | 573 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bnez)); |
e30ec452 | 574 | |
078a55fc PG |
575 | void ISAFUNC(uasm_il_bgezl)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
576 | int lid) | |
e30ec452 TS |
577 | { |
578 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 579 | ISAFUNC(uasm_i_bgezl)(p, reg, 0); |
e30ec452 | 580 | } |
abc597fe | 581 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bgezl)); |
e30ec452 | 582 | |
078a55fc PG |
583 | void ISAFUNC(uasm_il_bgez)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
584 | int lid) | |
e30ec452 TS |
585 | { |
586 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 587 | ISAFUNC(uasm_i_bgez)(p, reg, 0); |
e30ec452 | 588 | } |
abc597fe | 589 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bgez)); |
5b97c3f7 | 590 | |
078a55fc PG |
591 | void ISAFUNC(uasm_il_bbit0)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
592 | unsigned int bit, int lid) | |
5b97c3f7 DD |
593 | { |
594 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 595 | ISAFUNC(uasm_i_bbit0)(p, reg, bit, 0); |
5b97c3f7 | 596 | } |
abc597fe | 597 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bbit0)); |
5b97c3f7 | 598 | |
078a55fc PG |
599 | void ISAFUNC(uasm_il_bbit1)(u32 **p, struct uasm_reloc **r, unsigned int reg, |
600 | unsigned int bit, int lid) | |
5b97c3f7 DD |
601 | { |
602 | uasm_r_mips_pc16(r, *p, lid); | |
abc597fe | 603 | ISAFUNC(uasm_i_bbit1)(p, reg, bit, 0); |
5b97c3f7 | 604 | } |
abc597fe | 605 | UASM_EXPORT_SYMBOL(ISAFUNC(uasm_il_bbit1)); |