Commit | Line | Data |
---|---|---|
f8c4a270 JB |
1 | # |
2 | # For a description of the syntax of this configuration file, | |
395cf969 | 3 | # see Documentation/kbuild/kconfig-language.txt. |
f8c4a270 JB |
4 | # |
5 | ||
6 | config OPENRISC | |
7 | def_bool y | |
8 | select OF | |
9 | select OF_EARLY_FLATTREE | |
b4c4c6ee | 10 | select IRQ_DOMAIN |
f8c4a270 | 11 | select HAVE_MEMBLOCK |
d4cb776f | 12 | select ARCH_REQUIRE_GPIOLIB |
f8c4a270 | 13 | select HAVE_ARCH_TRACEHOOK |
f8c4a270 JB |
14 | select GENERIC_IRQ_CHIP |
15 | select GENERIC_IRQ_PROBE | |
16 | select GENERIC_IRQ_SHOW | |
17 | select GENERIC_IOMAP | |
9f13a1fd | 18 | select GENERIC_CPU_DEVICES |
0662d33a | 19 | select GENERIC_ATOMIC64 |
5bf8f6bf | 20 | select GENERIC_CLOCKEVENTS |
603d6637 | 21 | select GENERIC_STRNCPY_FROM_USER |
b48b2c3e | 22 | select GENERIC_STRNLEN_USER |
786d35d4 | 23 | select MODULES_USE_ELF_RELA |
d1a1dc0b | 24 | select HAVE_DEBUG_STACKOVERFLOW |
4db8e6d2 | 25 | select OR1K_PIC |
f8c4a270 JB |
26 | |
27 | config MMU | |
28 | def_bool y | |
29 | ||
f8c4a270 JB |
30 | config HAVE_DMA_ATTRS |
31 | def_bool y | |
32 | ||
33 | config UID16 | |
34 | def_bool y | |
35 | ||
36 | config RWSEM_GENERIC_SPINLOCK | |
37 | def_bool y | |
38 | ||
39 | config RWSEM_XCHGADD_ALGORITHM | |
40 | def_bool n | |
41 | ||
42 | config GENERIC_HWEIGHT | |
43 | def_bool y | |
44 | ||
ce816fa8 | 45 | config NO_IOPORT_MAP |
f8c4a270 JB |
46 | def_bool y |
47 | ||
f8c4a270 JB |
48 | config TRACE_IRQFLAGS_SUPPORT |
49 | def_bool y | |
50 | ||
51 | # For now, use generic checksum functions | |
52 | #These can be reimplemented in assembly later if so inclined | |
53 | config GENERIC_CSUM | |
54 | def_bool y | |
55 | ||
f8c4a270 JB |
56 | source "init/Kconfig" |
57 | ||
57a1a197 | 58 | source "kernel/Kconfig.freezer" |
f8c4a270 JB |
59 | |
60 | menu "Processor type and features" | |
61 | ||
62 | choice | |
63 | prompt "Subarchitecture" | |
64 | default OR1K_1200 | |
65 | ||
66 | config OR1K_1200 | |
67 | bool "OR1200" | |
68 | help | |
69 | Generic OpenRISC 1200 architecture | |
70 | ||
71 | endchoice | |
72 | ||
73 | config OPENRISC_BUILTIN_DTB | |
74 | string "Builtin DTB" | |
75 | default "" | |
76 | ||
77 | menu "Class II Instructions" | |
78 | ||
79 | config OPENRISC_HAVE_INST_FF1 | |
80 | bool "Have instruction l.ff1" | |
81 | default y | |
82 | help | |
83 | Select this if your implementation has the Class II instruction l.ff1 | |
84 | ||
85 | config OPENRISC_HAVE_INST_FL1 | |
86 | bool "Have instruction l.fl1" | |
87 | default y | |
88 | help | |
89 | Select this if your implementation has the Class II instruction l.fl1 | |
90 | ||
91 | config OPENRISC_HAVE_INST_MUL | |
92 | bool "Have instruction l.mul for hardware multiply" | |
93 | default y | |
94 | help | |
95 | Select this if your implementation has a hardware multiply instruction | |
96 | ||
97 | config OPENRISC_HAVE_INST_DIV | |
98 | bool "Have instruction l.div for hardware divide" | |
99 | default y | |
100 | help | |
101 | Select this if your implementation has a hardware divide instruction | |
102 | endmenu | |
103 | ||
104 | ||
f8c4a270 JB |
105 | source kernel/Kconfig.hz |
106 | source kernel/Kconfig.preempt | |
107 | source "mm/Kconfig" | |
108 | ||
109 | config OPENRISC_NO_SPR_SR_DSX | |
110 | bool "use SPR_SR_DSX software emulation" if OR1K_1200 | |
111 | default y | |
112 | help | |
113 | SPR_SR_DSX bit is status register bit indicating whether | |
114 | the last exception has happened in delay slot. | |
115 | ||
116 | OpenRISC architecture makes it optional to have it implemented | |
117 | in hardware and the OR1200 does not have it. | |
118 | ||
119 | Say N here if you know that your OpenRISC processor has | |
120 | SPR_SR_DSX bit implemented. Say Y if you are unsure. | |
121 | ||
122 | config CMDLINE | |
123 | string "Default kernel command string" | |
124 | default "" | |
125 | help | |
126 | On some architectures there is currently no way for the boot loader | |
127 | to pass arguments to the kernel. For these architectures, you should | |
128 | supply some command-line options at build time by entering them | |
129 | here. | |
130 | ||
131 | menu "Debugging options" | |
132 | ||
f8c4a270 JB |
133 | config JUMP_UPON_UNHANDLED_EXCEPTION |
134 | bool "Try to die gracefully" | |
135 | default y | |
136 | help | |
137 | Now this puts kernel into infinite loop after first oops. Till | |
138 | your kernel crashes this doesn't have any influence. | |
139 | ||
140 | Say Y if you are unsure. | |
141 | ||
f8c4a270 JB |
142 | config OPENRISC_ESR_EXCEPTION_BUG_CHECK |
143 | bool "Check for possible ESR exception bug" | |
144 | default n | |
145 | help | |
146 | This option enables some checks that might expose some problems | |
147 | in kernel. | |
148 | ||
149 | Say N if you are unsure. | |
150 | ||
151 | endmenu | |
152 | ||
153 | endmenu | |
154 | ||
155 | menu "Executable file formats" | |
156 | ||
157 | source "fs/Kconfig.binfmt" | |
158 | ||
159 | endmenu | |
160 | ||
161 | source "net/Kconfig" | |
162 | ||
163 | source "drivers/Kconfig" | |
164 | ||
165 | source "fs/Kconfig" | |
166 | ||
167 | source "security/Kconfig" | |
168 | ||
169 | source "crypto/Kconfig" | |
170 | ||
171 | source "lib/Kconfig" | |
172 | ||
173 | menu "Kernel hacking" | |
174 | ||
175 | source "lib/Kconfig.debug" | |
176 | ||
177 | endmenu |