Commit | Line | Data |
---|---|---|
23dd1cbf KP |
1 | /* |
2 | * MPC8379E RDB Device Tree Source | |
3 | * | |
4 | * Copyright 2007, 2008 Freescale Semiconductor Inc. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License as published by the | |
8 | * Free Software Foundation; either version 2 of the License, or (at your | |
9 | * option) any later version. | |
10 | */ | |
11 | ||
12 | /dts-v1/; | |
13 | ||
14 | / { | |
3b29dade | 15 | compatible = "fsl,mpc8379rdb"; |
23dd1cbf KP |
16 | #address-cells = <1>; |
17 | #size-cells = <1>; | |
18 | ||
19 | aliases { | |
20 | ethernet0 = &enet0; | |
21 | ethernet1 = &enet1; | |
22 | serial0 = &serial0; | |
23 | serial1 = &serial1; | |
24 | pci0 = &pci0; | |
25 | }; | |
26 | ||
27 | cpus { | |
28 | #address-cells = <1>; | |
29 | #size-cells = <0>; | |
30 | ||
31 | PowerPC,8379@0 { | |
32 | device_type = "cpu"; | |
cda13dd1 | 33 | reg = <0x0>; |
23dd1cbf KP |
34 | d-cache-line-size = <32>; |
35 | i-cache-line-size = <32>; | |
36 | d-cache-size = <32768>; | |
37 | i-cache-size = <32768>; | |
38 | timebase-frequency = <0>; | |
39 | bus-frequency = <0>; | |
40 | clock-frequency = <0>; | |
41 | }; | |
42 | }; | |
43 | ||
44 | memory { | |
45 | device_type = "memory"; | |
46 | reg = <0x00000000 0x10000000>; // 256MB at 0 | |
47 | }; | |
48 | ||
49 | localbus@e0005000 { | |
50 | #address-cells = <2>; | |
51 | #size-cells = <1>; | |
52 | compatible = "fsl,mpc8379-elbc", "fsl,elbc", "simple-bus"; | |
53 | reg = <0xe0005000 0x1000>; | |
cda13dd1 | 54 | interrupts = <77 0x8>; |
23dd1cbf KP |
55 | interrupt-parent = <&ipic>; |
56 | ||
57 | // CS0 and CS1 are swapped when | |
58 | // booting from nand, but the | |
59 | // addresses are the same. | |
cda13dd1 PG |
60 | ranges = <0x0 0x0 0xfe000000 0x00800000 |
61 | 0x1 0x0 0xe0600000 0x00008000 | |
62 | 0x2 0x0 0xf0000000 0x00020000 | |
63 | 0x3 0x0 0xfa000000 0x00008000>; | |
23dd1cbf KP |
64 | |
65 | flash@0,0 { | |
66 | #address-cells = <1>; | |
67 | #size-cells = <1>; | |
68 | compatible = "cfi-flash"; | |
cda13dd1 | 69 | reg = <0x0 0x0 0x800000>; |
23dd1cbf KP |
70 | bank-width = <2>; |
71 | device-width = <1>; | |
72 | }; | |
73 | ||
74 | nand@1,0 { | |
75 | #address-cells = <1>; | |
76 | #size-cells = <1>; | |
77 | compatible = "fsl,mpc8379-fcm-nand", | |
78 | "fsl,elbc-fcm-nand"; | |
cda13dd1 | 79 | reg = <0x1 0x0 0x8000>; |
23dd1cbf KP |
80 | |
81 | u-boot@0 { | |
82 | reg = <0x0 0x100000>; | |
83 | read-only; | |
84 | }; | |
85 | ||
86 | kernel@100000 { | |
87 | reg = <0x100000 0x300000>; | |
88 | }; | |
89 | fs@400000 { | |
90 | reg = <0x400000 0x1c00000>; | |
91 | }; | |
92 | }; | |
93 | }; | |
94 | ||
95 | immr@e0000000 { | |
96 | #address-cells = <1>; | |
97 | #size-cells = <1>; | |
98 | device_type = "soc"; | |
99 | compatible = "simple-bus"; | |
cda13dd1 | 100 | ranges = <0x0 0xe0000000 0x00100000>; |
23dd1cbf KP |
101 | reg = <0xe0000000 0x00000200>; |
102 | bus-frequency = <0>; | |
103 | ||
104 | wdt@200 { | |
105 | device_type = "watchdog"; | |
106 | compatible = "mpc83xx_wdt"; | |
107 | reg = <0x200 0x100>; | |
108 | }; | |
109 | ||
110 | i2c@3000 { | |
111 | #address-cells = <1>; | |
112 | #size-cells = <0>; | |
113 | cell-index = <0>; | |
114 | compatible = "fsl-i2c"; | |
115 | reg = <0x3000 0x100>; | |
cda13dd1 PG |
116 | interrupts = <14 0x8>; |
117 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
118 | dfsrr; |
119 | rtc@68 { | |
120 | device_type = "rtc"; | |
121 | compatible = "dallas,ds1339"; | |
122 | reg = <0x68>; | |
123 | }; | |
44274698 AV |
124 | |
125 | mcu_pio: mcu@a { | |
126 | #gpio-cells = <2>; | |
127 | compatible = "fsl,mc9s08qg8-mpc8379erdb", | |
128 | "fsl,mcu-mpc8349emitx"; | |
129 | reg = <0x0a>; | |
130 | gpio-controller; | |
131 | }; | |
23dd1cbf KP |
132 | }; |
133 | ||
134 | i2c@3100 { | |
135 | #address-cells = <1>; | |
136 | #size-cells = <0>; | |
137 | cell-index = <1>; | |
138 | compatible = "fsl-i2c"; | |
139 | reg = <0x3100 0x100>; | |
cda13dd1 PG |
140 | interrupts = <15 0x8>; |
141 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
142 | dfsrr; |
143 | }; | |
144 | ||
145 | spi@7000 { | |
146 | cell-index = <0>; | |
147 | compatible = "fsl,spi"; | |
148 | reg = <0x7000 0x1000>; | |
cda13dd1 PG |
149 | interrupts = <16 0x8>; |
150 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
151 | mode = "cpu"; |
152 | }; | |
153 | ||
dee80553 KG |
154 | dma@82a8 { |
155 | #address-cells = <1>; | |
156 | #size-cells = <1>; | |
157 | compatible = "fsl,mpc8379-dma", "fsl,elo-dma"; | |
158 | reg = <0x82a8 4>; | |
159 | ranges = <0 0x8100 0x1a8>; | |
160 | interrupt-parent = <&ipic>; | |
161 | interrupts = <71 8>; | |
162 | cell-index = <0>; | |
163 | dma-channel@0 { | |
164 | compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel"; | |
165 | reg = <0 0x80>; | |
aeb42762 | 166 | cell-index = <0>; |
dee80553 KG |
167 | interrupt-parent = <&ipic>; |
168 | interrupts = <71 8>; | |
169 | }; | |
170 | dma-channel@80 { | |
171 | compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel"; | |
172 | reg = <0x80 0x80>; | |
aeb42762 | 173 | cell-index = <1>; |
dee80553 KG |
174 | interrupt-parent = <&ipic>; |
175 | interrupts = <71 8>; | |
176 | }; | |
177 | dma-channel@100 { | |
178 | compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel"; | |
179 | reg = <0x100 0x80>; | |
aeb42762 | 180 | cell-index = <2>; |
dee80553 KG |
181 | interrupt-parent = <&ipic>; |
182 | interrupts = <71 8>; | |
183 | }; | |
184 | dma-channel@180 { | |
185 | compatible = "fsl,mpc8379-dma-channel", "fsl,elo-dma-channel"; | |
186 | reg = <0x180 0x28>; | |
aeb42762 | 187 | cell-index = <3>; |
dee80553 KG |
188 | interrupt-parent = <&ipic>; |
189 | interrupts = <71 8>; | |
190 | }; | |
191 | }; | |
192 | ||
23dd1cbf KP |
193 | usb@23000 { |
194 | compatible = "fsl-usb2-dr"; | |
195 | reg = <0x23000 0x1000>; | |
196 | #address-cells = <1>; | |
197 | #size-cells = <0>; | |
cda13dd1 PG |
198 | interrupt-parent = <&ipic>; |
199 | interrupts = <38 0x8>; | |
8e8ff3a3 | 200 | phy_type = "ulpi"; |
23dd1cbf KP |
201 | }; |
202 | ||
203 | mdio@24520 { | |
204 | #address-cells = <1>; | |
205 | #size-cells = <0>; | |
206 | compatible = "fsl,gianfar-mdio"; | |
207 | reg = <0x24520 0x20>; | |
208 | phy2: ethernet-phy@2 { | |
cda13dd1 PG |
209 | interrupt-parent = <&ipic>; |
210 | interrupts = <17 0x8>; | |
211 | reg = <0x2>; | |
23dd1cbf KP |
212 | device_type = "ethernet-phy"; |
213 | }; | |
23dd1cbf KP |
214 | }; |
215 | ||
216 | enet0: ethernet@24000 { | |
217 | cell-index = <0>; | |
218 | device_type = "network"; | |
219 | model = "eTSEC"; | |
220 | compatible = "gianfar"; | |
221 | reg = <0x24000 0x1000>; | |
222 | local-mac-address = [ 00 00 00 00 00 00 ]; | |
cda13dd1 | 223 | interrupts = <32 0x8 33 0x8 34 0x8>; |
23dd1cbf | 224 | phy-connection-type = "mii"; |
cda13dd1 PG |
225 | interrupt-parent = <&ipic>; |
226 | phy-handle = <&phy2>; | |
23dd1cbf KP |
227 | }; |
228 | ||
229 | enet1: ethernet@25000 { | |
230 | cell-index = <1>; | |
231 | device_type = "network"; | |
232 | model = "eTSEC"; | |
233 | compatible = "gianfar"; | |
234 | reg = <0x25000 0x1000>; | |
235 | local-mac-address = [ 00 00 00 00 00 00 ]; | |
cda13dd1 | 236 | interrupts = <35 0x8 36 0x8 37 0x8>; |
23dd1cbf | 237 | phy-connection-type = "mii"; |
cda13dd1 | 238 | interrupt-parent = <&ipic>; |
f17c6323 | 239 | fixed-link = <1 1 1000 0 0>; |
23dd1cbf KP |
240 | }; |
241 | ||
242 | serial0: serial@4500 { | |
243 | cell-index = <0>; | |
244 | device_type = "serial"; | |
245 | compatible = "ns16550"; | |
246 | reg = <0x4500 0x100>; | |
247 | clock-frequency = <0>; | |
cda13dd1 PG |
248 | interrupts = <9 0x8>; |
249 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
250 | }; |
251 | ||
252 | serial1: serial@4600 { | |
253 | cell-index = <1>; | |
254 | device_type = "serial"; | |
255 | compatible = "ns16550"; | |
256 | reg = <0x4600 0x100>; | |
257 | clock-frequency = <0>; | |
cda13dd1 PG |
258 | interrupts = <10 0x8>; |
259 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
260 | }; |
261 | ||
262 | crypto@30000 { | |
3fd44736 KP |
263 | compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2", |
264 | "fsl,sec2.1", "fsl,sec2.0"; | |
23dd1cbf | 265 | reg = <0x30000 0x10000>; |
cda13dd1 PG |
266 | interrupts = <11 0x8>; |
267 | interrupt-parent = <&ipic>; | |
3fd44736 KP |
268 | fsl,num-channels = <4>; |
269 | fsl,channel-fifo-len = <24>; | |
270 | fsl,exec-units-mask = <0x9fe>; | |
271 | fsl,descriptor-types-mask = <0x3ab0ebf>; | |
23dd1cbf KP |
272 | }; |
273 | ||
274 | sata@18000 { | |
275 | compatible = "fsl,mpc8379-sata", "fsl,pq-sata"; | |
276 | reg = <0x18000 0x1000>; | |
cda13dd1 PG |
277 | interrupts = <44 0x8>; |
278 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
279 | }; |
280 | ||
281 | sata@19000 { | |
282 | compatible = "fsl,mpc8379-sata", "fsl,pq-sata"; | |
283 | reg = <0x19000 0x1000>; | |
cda13dd1 PG |
284 | interrupts = <45 0x8>; |
285 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
286 | }; |
287 | ||
288 | sata@1a000 { | |
289 | compatible = "fsl,mpc8379-sata", "fsl,pq-sata"; | |
290 | reg = <0x1a000 0x1000>; | |
cda13dd1 PG |
291 | interrupts = <46 0x8>; |
292 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
293 | }; |
294 | ||
295 | sata@1b000 { | |
296 | compatible = "fsl,mpc8379-sata", "fsl,pq-sata"; | |
297 | reg = <0x1b000 0x1000>; | |
cda13dd1 PG |
298 | interrupts = <47 0x8>; |
299 | interrupt-parent = <&ipic>; | |
23dd1cbf KP |
300 | }; |
301 | ||
302 | /* IPIC | |
303 | * interrupts cell = <intr #, sense> | |
304 | * sense values match linux IORESOURCE_IRQ_* defines: | |
305 | * sense == 8: Level, low assertion | |
306 | * sense == 2: Edge, high-to-low change | |
307 | */ | |
308 | ipic: interrupt-controller@700 { | |
309 | compatible = "fsl,ipic"; | |
310 | interrupt-controller; | |
311 | #address-cells = <0>; | |
312 | #interrupt-cells = <2>; | |
313 | reg = <0x700 0x100>; | |
314 | }; | |
315 | }; | |
316 | ||
317 | pci0: pci@e0008500 { | |
318 | interrupt-map-mask = <0xf800 0 0 7>; | |
319 | interrupt-map = < | |
320 | /* IRQ5 = 21 = 0x15, IRQ6 = 0x16, IRQ7 = 23 = 0x17 */ | |
321 | ||
322 | /* IDSEL AD14 IRQ6 inta */ | |
cda13dd1 | 323 | 0x7000 0x0 0x0 0x1 &ipic 22 0x8 |
23dd1cbf KP |
324 | |
325 | /* IDSEL AD15 IRQ5 inta, IRQ6 intb, IRQ7 intd */ | |
cda13dd1 PG |
326 | 0x7800 0x0 0x0 0x1 &ipic 21 0x8 |
327 | 0x7800 0x0 0x0 0x2 &ipic 22 0x8 | |
328 | 0x7800 0x0 0x0 0x4 &ipic 23 0x8 | |
23dd1cbf KP |
329 | |
330 | /* IDSEL AD28 IRQ7 inta, IRQ5 intb IRQ6 intc*/ | |
cda13dd1 PG |
331 | 0xE000 0x0 0x0 0x1 &ipic 23 0x8 |
332 | 0xE000 0x0 0x0 0x2 &ipic 21 0x8 | |
333 | 0xE000 0x0 0x0 0x3 &ipic 22 0x8>; | |
334 | interrupt-parent = <&ipic>; | |
335 | interrupts = <66 0x8>; | |
336 | bus-range = <0x0 0x0>; | |
337 | ranges = <0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000 | |
338 | 0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000 | |
339 | 0x01000000 0x0 0x00000000 0xe2000000 0x0 0x00100000>; | |
23dd1cbf KP |
340 | clock-frequency = <66666666>; |
341 | #interrupt-cells = <1>; | |
342 | #size-cells = <2>; | |
343 | #address-cells = <3>; | |
5b70a097 JR |
344 | reg = <0xe0008500 0x100 /* internal registers */ |
345 | 0xe0008300 0x8>; /* config space access registers */ | |
23dd1cbf KP |
346 | compatible = "fsl,mpc8349-pci"; |
347 | device_type = "pci"; | |
348 | }; | |
349 | }; |