powerpc: Hardware breakpoints rewrite to handle non DABR breakpoint registers
[deliverable/linux.git] / arch / powerpc / include / asm / hw_breakpoint.h
CommitLineData
5aae8a53
P
1/*
2 * PowerPC BookIII S hardware breakpoint definitions
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
17 *
18 * Copyright 2010, IBM Corporation.
19 * Author: K.Prasad <prasad@linux.vnet.ibm.com>
20 *
21 */
22
23#ifndef _PPC_BOOK3S_64_HW_BREAKPOINT_H
24#define _PPC_BOOK3S_64_HW_BREAKPOINT_H
25
26#ifdef __KERNEL__
5aae8a53 27struct arch_hw_breakpoint {
5aae8a53 28 unsigned long address;
9422de3e
MN
29 u16 type;
30 u16 len; /* length of the target data symbol */
5aae8a53
P
31};
32
9422de3e
MN
33/* Note: Don't change the the first 6 bits below as they are in the same order
34 * as the dabr and dabrx.
35 */
36#define HW_BRK_TYPE_READ 0x01
37#define HW_BRK_TYPE_WRITE 0x02
38#define HW_BRK_TYPE_TRANSLATE 0x04
39#define HW_BRK_TYPE_USER 0x08
40#define HW_BRK_TYPE_KERNEL 0x10
41#define HW_BRK_TYPE_HYP 0x20
42#define HW_BRK_TYPE_EXTRANEOUS_IRQ 0x80
43
44/* bits that overlap with the bottom 3 bits of the dabr */
45#define HW_BRK_TYPE_RDWR (HW_BRK_TYPE_READ | HW_BRK_TYPE_WRITE)
46#define HW_BRK_TYPE_DABR (HW_BRK_TYPE_RDWR | HW_BRK_TYPE_TRANSLATE)
47#define HW_BRK_TYPE_PRIV_ALL (HW_BRK_TYPE_USER | HW_BRK_TYPE_KERNEL | \
48 HW_BRK_TYPE_HYP)
49
50#ifdef CONFIG_HAVE_HW_BREAKPOINT
5aae8a53
P
51#include <linux/kdebug.h>
52#include <asm/reg.h>
ae3a197e 53#include <asm/debug.h>
5aae8a53 54
5aae8a53
P
55struct perf_event;
56struct pmu;
57struct perf_sample_data;
58
59#define HW_BREAKPOINT_ALIGN 0x7
60/* Maximum permissible length of any HW Breakpoint */
61#define HW_BREAKPOINT_LEN 0x8
62
d09ec738 63extern int hw_breakpoint_slots(int type);
5aae8a53
P
64extern int arch_bp_generic_fields(int type, int *gen_bp_type);
65extern int arch_check_bp_in_kernelspace(struct perf_event *bp);
66extern int arch_validate_hwbkpt_settings(struct perf_event *bp);
67extern int hw_breakpoint_exceptions_notify(struct notifier_block *unused,
68 unsigned long val, void *data);
69int arch_install_hw_breakpoint(struct perf_event *bp);
70void arch_uninstall_hw_breakpoint(struct perf_event *bp);
71void hw_breakpoint_pmu_read(struct perf_event *bp);
72extern void flush_ptrace_hw_breakpoint(struct task_struct *tsk);
73
74extern struct pmu perf_ops_bp;
29dfc4fd 75extern void ptrace_triggered(struct perf_event *bp,
5aae8a53
P
76 struct perf_sample_data *data, struct pt_regs *regs);
77static inline void hw_breakpoint_disable(void)
78{
9422de3e
MN
79 struct arch_hw_breakpoint brk;
80
81 brk.address = 0;
82 brk.type = 0;
83 brk.len = 0;
84 set_break(&brk);
5aae8a53 85}
06532a67 86extern void thread_change_pc(struct task_struct *tsk, struct pt_regs *regs);
5aae8a53
P
87
88#else /* CONFIG_HAVE_HW_BREAKPOINT */
89static inline void hw_breakpoint_disable(void) { }
06532a67
P
90static inline void thread_change_pc(struct task_struct *tsk,
91 struct pt_regs *regs) { }
5aae8a53
P
92#endif /* CONFIG_HAVE_HW_BREAKPOINT */
93#endif /* __KERNEL__ */
94#endif /* _PPC_BOOK3S_64_HW_BREAKPOINT_H */
This page took 0.14688 seconds and 5 git commands to generate.