KVM: PPC: Implement MMIO emulation support for Book3S HV guests
[deliverable/linux.git] / arch / powerpc / include / asm / kvm_host.h
CommitLineData
bbf45ba5
HB
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright IBM Corp. 2007
16 *
17 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
18 */
19
20#ifndef __POWERPC_KVM_HOST_H__
21#define __POWERPC_KVM_HOST_H__
22
23#include <linux/mutex.h>
544c6761
AG
24#include <linux/hrtimer.h>
25#include <linux/interrupt.h>
bbf45ba5
HB
26#include <linux/types.h>
27#include <linux/kvm_types.h>
371fefd6
PM
28#include <linux/threads.h>
29#include <linux/spinlock.h>
96bc451a 30#include <linux/kvm_para.h>
aa04b4cc
PM
31#include <linux/list.h>
32#include <linux/atomic.h>
bbf45ba5 33#include <asm/kvm_asm.h>
371fefd6 34#include <asm/processor.h>
bbf45ba5 35
371fefd6
PM
36#define KVM_MAX_VCPUS NR_CPUS
37#define KVM_MAX_VCORES NR_CPUS
bbf45ba5
HB
38#define KVM_MEMORY_SLOTS 32
39/* memory slots that does not exposed to userspace */
40#define KVM_PRIVATE_MEM_SLOTS 4
b2b2f165 41#define KVM_MEM_SLOTS_NUM (KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS)
bbf45ba5 42
de56a948 43#ifdef CONFIG_KVM_MMIO
588968b6 44#define KVM_COALESCED_MMIO_PAGE_OFFSET 1
de56a948 45#endif
588968b6 46
bbf45ba5 47/* We don't currently support large pages. */
82855413 48#define KVM_HPAGE_GFN_SHIFT(x) 0
ec04b260
JR
49#define KVM_NR_PAGE_SIZES 1
50#define KVM_PAGES_PER_HPAGE(x) (1UL<<31)
bbf45ba5 51
fef093be
AG
52#define HPTEG_CACHE_NUM (1 << 15)
53#define HPTEG_HASH_BITS_PTE 13
2d27fc5e 54#define HPTEG_HASH_BITS_PTE_LONG 12
fef093be
AG
55#define HPTEG_HASH_BITS_VPTE 13
56#define HPTEG_HASH_BITS_VPTE_LONG 5
57#define HPTEG_HASH_NUM_PTE (1 << HPTEG_HASH_BITS_PTE)
2d27fc5e 58#define HPTEG_HASH_NUM_PTE_LONG (1 << HPTEG_HASH_BITS_PTE_LONG)
fef093be
AG
59#define HPTEG_HASH_NUM_VPTE (1 << HPTEG_HASH_BITS_VPTE)
60#define HPTEG_HASH_NUM_VPTE_LONG (1 << HPTEG_HASH_BITS_VPTE_LONG)
ca95150b 61
28e83b4f
AG
62/* Physical Address Mask - allowed range of real mode RAM access */
63#define KVM_PAM 0x0fffffffffffffffULL
64
bbf45ba5
HB
65struct kvm;
66struct kvm_run;
67struct kvm_vcpu;
68
a8606e20
PM
69struct lppaca;
70struct slb_shadow;
71struct dtl;
72
bbf45ba5
HB
73struct kvm_vm_stat {
74 u32 remote_tlb_flush;
75};
76
77struct kvm_vcpu_stat {
78 u32 sum_exits;
79 u32 mmio_exits;
80 u32 dcr_exits;
81 u32 signal_exits;
82 u32 light_exits;
83 /* Account for special types of light exits: */
84 u32 itlb_real_miss_exits;
85 u32 itlb_virt_miss_exits;
86 u32 dtlb_real_miss_exits;
87 u32 dtlb_virt_miss_exits;
88 u32 syscall_exits;
89 u32 isi_exits;
90 u32 dsi_exits;
91 u32 emulated_inst_exits;
92 u32 dec_exits;
93 u32 ext_intr_exits;
45c5eb67 94 u32 halt_wakeup;
00c3a37c 95#ifdef CONFIG_PPC_BOOK3S
ca95150b
AG
96 u32 pf_storage;
97 u32 pf_instruc;
98 u32 sp_storage;
99 u32 sp_instruc;
100 u32 queue_intr;
101 u32 ld;
102 u32 ld_slow;
103 u32 st;
104 u32 st_slow;
105#endif
bbf45ba5
HB
106};
107
73e75b41
HB
108enum kvm_exit_types {
109 MMIO_EXITS,
110 DCR_EXITS,
111 SIGNAL_EXITS,
112 ITLB_REAL_MISS_EXITS,
113 ITLB_VIRT_MISS_EXITS,
114 DTLB_REAL_MISS_EXITS,
115 DTLB_VIRT_MISS_EXITS,
116 SYSCALL_EXITS,
117 ISI_EXITS,
118 DSI_EXITS,
119 EMULATED_INST_EXITS,
120 EMULATED_MTMSRWE_EXITS,
121 EMULATED_WRTEE_EXITS,
122 EMULATED_MTSPR_EXITS,
123 EMULATED_MFSPR_EXITS,
124 EMULATED_MTMSR_EXITS,
125 EMULATED_MFMSR_EXITS,
126 EMULATED_TLBSX_EXITS,
127 EMULATED_TLBWE_EXITS,
128 EMULATED_RFI_EXITS,
129 DEC_EXITS,
130 EXT_INTR_EXITS,
131 HALT_WAKEUP,
132 USR_PR_INST,
133 FP_UNAVAIL,
134 DEBUG_EXITS,
135 TIMEINGUEST,
136 __NUMBER_OF_KVM_EXIT_TYPES
137};
138
73e75b41 139/* allow access to big endian 32bit upper/lower parts and 64bit var */
7b701591 140struct kvmppc_exit_timing {
73e75b41
HB
141 union {
142 u64 tv64;
143 struct {
144 u32 tbu, tbl;
145 } tv32;
146 };
147};
73e75b41 148
de56a948
PM
149struct kvmppc_pginfo {
150 unsigned long pfn;
151 atomic_t refcnt;
152};
153
54738c09
DG
154struct kvmppc_spapr_tce_table {
155 struct list_head list;
156 struct kvm *kvm;
157 u64 liobn;
158 u32 window_size;
159 struct page *pages[0];
160};
161
aa04b4cc
PM
162struct kvmppc_rma_info {
163 void *base_virt;
164 unsigned long base_pfn;
165 unsigned long npages;
166 struct list_head list;
167 atomic_t use_count;
168};
169
8936dda4
PM
170/*
171 * The reverse mapping array has one entry for each HPTE,
172 * which stores the guest's view of the second word of the HPTE
06ce2c63
PM
173 * (including the guest physical address of the mapping),
174 * plus forward and backward pointers in a doubly-linked ring
175 * of HPTEs that map the same host page. The pointers in this
176 * ring are 32-bit HPTE indexes, to save space.
8936dda4
PM
177 */
178struct revmap_entry {
179 unsigned long guest_rpte;
06ce2c63 180 unsigned int forw, back;
8936dda4
PM
181};
182
06ce2c63
PM
183/*
184 * We use the top bit of each memslot->rmap entry as a lock bit,
185 * and bit 32 as a present flag. The bottom 32 bits are the
186 * index in the guest HPT of a HPTE that points to the page.
187 */
188#define KVMPPC_RMAP_LOCK_BIT 63
189#define KVMPPC_RMAP_REF_BIT 33
190#define KVMPPC_RMAP_REFERENCED (1ul << KVMPPC_RMAP_REF_BIT)
191#define KVMPPC_RMAP_PRESENT 0x100000000ul
192#define KVMPPC_RMAP_INDEX 0xfffffffful
193
b2b2f165 194/* Low-order bits in kvm->arch.slot_phys[][] */
da9d1d7f 195#define KVMPPC_PAGE_ORDER_MASK 0x1f
9d0ef5ea
PM
196#define KVMPPC_PAGE_NO_CACHE HPTE_R_I /* 0x20 */
197#define KVMPPC_PAGE_WRITETHRU HPTE_R_W /* 0x40 */
b2b2f165
PM
198#define KVMPPC_GOT_PAGE 0x80
199
bbf45ba5 200struct kvm_arch {
de56a948
PM
201#ifdef CONFIG_KVM_BOOK3S_64_HV
202 unsigned long hpt_virt;
8936dda4 203 struct revmap_entry *revmap;
de56a948
PM
204 unsigned int lpid;
205 unsigned int host_lpid;
206 unsigned long host_lpcr;
207 unsigned long sdr1;
208 unsigned long host_sdr1;
209 int tlbie_lock;
aa04b4cc
PM
210 unsigned long lpcr;
211 unsigned long rmor;
212 struct kvmppc_rma_info *rma;
697d3899 213 unsigned long vrma_slb_v;
c77162de 214 int rma_setup_done;
54738c09 215 struct list_head spapr_tce_tables;
c77162de 216 spinlock_t slot_phys_lock;
b2b2f165
PM
217 unsigned long *slot_phys[KVM_MEM_SLOTS_NUM];
218 int slot_npages[KVM_MEM_SLOTS_NUM];
de56a948 219 unsigned short last_vcpu[NR_CPUS];
371fefd6 220 struct kvmppc_vcore *vcores[KVM_MAX_VCORES];
de56a948 221#endif /* CONFIG_KVM_BOOK3S_64_HV */
bbf45ba5
HB
222};
223
371fefd6
PM
224/*
225 * Struct for a virtual core.
226 * Note: entry_exit_count combines an entry count in the bottom 8 bits
227 * and an exit count in the next 8 bits. This is so that we can
228 * atomically increment the entry count iff the exit count is 0
229 * without taking the lock.
230 */
231struct kvmppc_vcore {
232 int n_runnable;
19ccb76a 233 int n_busy;
371fefd6
PM
234 int num_threads;
235 int entry_exit_count;
236 int n_woken;
237 int nap_count;
19ccb76a 238 int napping_threads;
371fefd6 239 u16 pcpu;
19ccb76a 240 u8 vcore_state;
371fefd6
PM
241 u8 in_guest;
242 struct list_head runnable_threads;
243 spinlock_t lock;
19ccb76a 244 wait_queue_head_t wq;
371fefd6
PM
245};
246
247#define VCORE_ENTRY_COUNT(vc) ((vc)->entry_exit_count & 0xff)
248#define VCORE_EXIT_COUNT(vc) ((vc)->entry_exit_count >> 8)
249
19ccb76a
PM
250/* Values for vcore_state */
251#define VCORE_INACTIVE 0
252#define VCORE_RUNNING 1
253#define VCORE_EXITING 2
254#define VCORE_SLEEPING 3
255
ca95150b 256struct kvmppc_pte {
af7b4d10 257 ulong eaddr;
ca95150b 258 u64 vpage;
af7b4d10 259 ulong raddr;
3ed9c6d2
AG
260 bool may_read : 1;
261 bool may_write : 1;
262 bool may_execute : 1;
ca95150b
AG
263};
264
265struct kvmppc_mmu {
266 /* book3s_64 only */
267 void (*slbmte)(struct kvm_vcpu *vcpu, u64 rb, u64 rs);
268 u64 (*slbmfee)(struct kvm_vcpu *vcpu, u64 slb_nr);
269 u64 (*slbmfev)(struct kvm_vcpu *vcpu, u64 slb_nr);
270 void (*slbie)(struct kvm_vcpu *vcpu, u64 slb_nr);
271 void (*slbia)(struct kvm_vcpu *vcpu);
272 /* book3s */
273 void (*mtsrin)(struct kvm_vcpu *vcpu, u32 srnum, ulong value);
274 u32 (*mfsrin)(struct kvm_vcpu *vcpu, u32 srnum);
275 int (*xlate)(struct kvm_vcpu *vcpu, gva_t eaddr, struct kvmppc_pte *pte, bool data);
276 void (*reset_msr)(struct kvm_vcpu *vcpu);
277 void (*tlbie)(struct kvm_vcpu *vcpu, ulong addr, bool large);
af7b4d10 278 int (*esid_to_vsid)(struct kvm_vcpu *vcpu, ulong esid, u64 *vsid);
ca95150b
AG
279 u64 (*ea_to_vp)(struct kvm_vcpu *vcpu, gva_t eaddr, bool data);
280 bool (*is_dcbz32)(struct kvm_vcpu *vcpu);
281};
282
c4befc58
PM
283struct kvmppc_slb {
284 u64 esid;
285 u64 vsid;
286 u64 orige;
287 u64 origv;
288 bool valid : 1;
289 bool Ks : 1;
290 bool Kp : 1;
291 bool nx : 1;
292 bool large : 1; /* PTEs are 16MB */
293 bool tb : 1; /* 1TB segment */
294 bool class : 1;
ca95150b
AG
295};
296
bbf45ba5 297struct kvm_vcpu_arch {
ca95150b 298 ulong host_stack;
bbf45ba5 299 u32 host_pid;
00c3a37c 300#ifdef CONFIG_PPC_BOOK3S
c4befc58 301 struct kvmppc_slb slb[64];
de56a948 302 int slb_max; /* 1 + index of last valid entry in slb[] */
c4befc58 303 int slb_nr; /* total number of entries in SLB */
ca95150b
AG
304 struct kvmppc_mmu mmu;
305#endif
bbf45ba5 306
5cf8ca22 307 ulong gpr[32];
bbf45ba5 308
180a34d2 309 u64 fpr[32];
c62e096d 310 u64 fpscr;
180a34d2 311
4cd35f67
SW
312#ifdef CONFIG_SPE
313 ulong evr[32];
314 ulong spefscr;
315 ulong host_spefscr;
316 u64 acc;
317#endif
180a34d2
AG
318#ifdef CONFIG_ALTIVEC
319 vector128 vr[32];
320 vector128 vscr;
321#endif
322
323#ifdef CONFIG_VSX
de56a948 324 u64 vsr[64];
180a34d2
AG
325#endif
326
5aa9e2f4
AG
327#ifdef CONFIG_PPC_BOOK3S
328 /* For Gekko paired singles */
329 u32 qpr[32];
330#endif
331
5cf8ca22 332 ulong pc;
5cf8ca22
HB
333 ulong ctr;
334 ulong lr;
7e57cba0 335
5cf8ca22 336 ulong xer;
7e57cba0 337 u32 cr;
bbf45ba5 338
00c3a37c 339#ifdef CONFIG_PPC_BOOK3S
ca95150b 340 ulong hflags;
180a34d2 341 ulong guest_owned_ext;
de56a948
PM
342 ulong purr;
343 ulong spurr;
de56a948
PM
344 ulong dscr;
345 ulong amr;
346 ulong uamor;
347 u32 ctrl;
348 ulong dabr;
ca95150b 349#endif
eab17672 350 u32 vrsave; /* also USPRG0 */
bbf45ba5 351 u32 mmucr;
ecee273f 352 ulong shadow_msr;
5cf8ca22
HB
353 ulong csrr0;
354 ulong csrr1;
355 ulong dsrr0;
356 ulong dsrr1;
5ce941ee
SW
357 ulong mcsrr0;
358 ulong mcsrr1;
359 ulong mcsr;
bbf45ba5
HB
360 u32 dec;
361 u32 decar;
362 u32 tbl;
363 u32 tbu;
364 u32 tcr;
dfd4d47e 365 ulong tsr; /* we need to perform set/clr_bits() which requires ulong */
bb3a8a17 366 u32 ivor[64];
5cf8ca22 367 ulong ivpr;
ca95150b 368 u32 pvr;
49dd2c49
HB
369
370 u32 shadow_pid;
dd9ebf1f 371 u32 shadow_pid1;
bbf45ba5 372 u32 pid;
49dd2c49
HB
373 u32 swap_pid;
374
bbf45ba5
HB
375 u32 ccr0;
376 u32 ccr1;
377 u32 dbcr0;
378 u32 dbcr1;
f7b200af 379 u32 dbsr;
bbf45ba5 380
de56a948 381 u64 mmcr[3];
9e368f29 382 u32 pmc[8];
de56a948 383
73e75b41 384#ifdef CONFIG_KVM_EXIT_TIMING
09000adb 385 struct mutex exit_timing_lock;
7b701591
HB
386 struct kvmppc_exit_timing timing_exit;
387 struct kvmppc_exit_timing timing_last_enter;
73e75b41
HB
388 u32 last_exit_type;
389 u32 timing_count_type[__NUMBER_OF_KVM_EXIT_TYPES];
390 u64 timing_sum_duration[__NUMBER_OF_KVM_EXIT_TYPES];
391 u64 timing_sum_quad_duration[__NUMBER_OF_KVM_EXIT_TYPES];
392 u64 timing_min_duration[__NUMBER_OF_KVM_EXIT_TYPES];
393 u64 timing_max_duration[__NUMBER_OF_KVM_EXIT_TYPES];
394 u64 timing_last_exit;
395 struct dentry *debugfs_exit_timing;
396#endif
397
de56a948
PM
398#ifdef CONFIG_PPC_BOOK3S
399 ulong fault_dar;
400 u32 fault_dsisr;
401#endif
402
0604675f 403#ifdef CONFIG_BOOKE
5cf8ca22
HB
404 ulong fault_dear;
405 ulong fault_esr;
daf5e271
LY
406 ulong queued_dear;
407 ulong queued_esr;
0604675f 408#endif
bbf45ba5
HB
409 gpa_t paddr_accessed;
410
411 u8 io_gpr; /* GPR used as IO source/target */
412 u8 mmio_is_bigendian;
3587d534 413 u8 mmio_sign_extend;
bbf45ba5
HB
414 u8 dcr_needed;
415 u8 dcr_is_write;
ad0a048b
AG
416 u8 osi_needed;
417 u8 osi_enabled;
9432ba60 418 u8 papr_enabled;
af8f38b3
AG
419 u8 sane;
420 u8 cpu_type;
de56a948 421 u8 hcall_needed;
bbf45ba5
HB
422
423 u32 cpr0_cfgaddr; /* holds the last set cpr0_cfgaddr */
424
544c6761
AG
425 struct hrtimer dec_timer;
426 struct tasklet_struct tasklet;
ca95150b 427 u64 dec_jiffies;
de56a948 428 u64 dec_expires;
bbf45ba5 429 unsigned long pending_exceptions;
de56a948 430 u16 last_cpu;
a8606e20
PM
431 u8 ceded;
432 u8 prodded;
de56a948 433 u32 last_inst;
a8606e20
PM
434
435 struct lppaca *vpa;
436 struct slb_shadow *slb_shadow;
437 struct dtl *dtl;
438 struct dtl *dtl_end;
371fefd6 439
19ccb76a 440 wait_queue_head_t *wqp;
371fefd6
PM
441 struct kvmppc_vcore *vcore;
442 int ret;
de56a948 443 int trap;
371fefd6
PM
444 int state;
445 int ptid;
19ccb76a 446 bool timer_running;
371fefd6
PM
447 wait_queue_head_t cpu_run;
448
96bc451a 449 struct kvm_vcpu_arch_shared *shared;
beb03f14
AG
450 unsigned long magic_page_pa; /* phys addr to map the magic page to */
451 unsigned long magic_page_ea; /* effect. addr to map the magic page to */
de56a948
PM
452
453#ifdef CONFIG_KVM_BOOK3S_64_HV
454 struct kvm_vcpu_arch_shared shregs;
371fefd6 455
697d3899
PM
456 unsigned long pgfault_addr;
457 long pgfault_index;
458 unsigned long pgfault_hpte[2];
459
371fefd6
PM
460 struct list_head run_list;
461 struct task_struct *run_task;
462 struct kvm_run *kvm_run;
de56a948 463#endif
bbf45ba5
HB
464};
465
19ccb76a
PM
466/* Values for vcpu->arch.state */
467#define KVMPPC_VCPU_STOPPED 0
468#define KVMPPC_VCPU_BUSY_IN_HOST 1
371fefd6
PM
469#define KVMPPC_VCPU_RUNNABLE 2
470
bbf45ba5 471#endif /* __POWERPC_KVM_HOST_H__ */
This page took 0.353159 seconds and 5 git commands to generate.