Commit | Line | Data |
---|---|---|
1970282f SR |
1 | #ifndef _ASM_POWERPC_TLBFLUSH_H |
2 | #define _ASM_POWERPC_TLBFLUSH_H | |
e701d269 | 3 | |
1970282f SR |
4 | /* |
5 | * TLB flushing: | |
6 | * | |
7 | * - flush_tlb_mm(mm) flushes the specified mm context TLB's | |
8 | * - flush_tlb_page(vma, vmaddr) flushes one page | |
f048aace BH |
9 | * - local_flush_tlb_mm(mm) flushes the specified mm context on |
10 | * the local processor | |
11 | * - local_flush_tlb_page(vma, vmaddr) flushes one page on the local processor | |
1970282f SR |
12 | * - flush_tlb_page_nohash(vma, vmaddr) flushes one page if SW loaded TLB |
13 | * - flush_tlb_range(vma, start, end) flushes a range of pages | |
14 | * - flush_tlb_kernel_range(start, end) flushes a range of kernel pages | |
1970282f SR |
15 | * |
16 | * This program is free software; you can redistribute it and/or | |
17 | * modify it under the terms of the GNU General Public License | |
18 | * as published by the Free Software Foundation; either version | |
19 | * 2 of the License, or (at your option) any later version. | |
20 | */ | |
21 | #ifdef __KERNEL__ | |
22 | ||
f048aace | 23 | #ifdef CONFIG_PPC_MMU_NOHASH |
62102307 DG |
24 | /* |
25 | * TLB flushing for software loaded TLB chips | |
26 | * | |
27 | * TODO: (CONFIG_FSL_BOOKE) determine if flush_tlb_range & | |
28 | * flush_tlb_kernel_range are best implemented as tlbia vs | |
29 | * specific tlbie's | |
30 | */ | |
31 | ||
e701d269 BH |
32 | #include <linux/mm.h> |
33 | ||
2ca8cf73 BH |
34 | #define MMU_NO_CONTEXT ((unsigned int)-1) |
35 | ||
f048aace BH |
36 | extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, |
37 | unsigned long end); | |
38 | extern void flush_tlb_kernel_range(unsigned long start, unsigned long end); | |
62102307 | 39 | |
f048aace BH |
40 | extern void local_flush_tlb_mm(struct mm_struct *mm); |
41 | extern void local_flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr); | |
62102307 | 42 | |
f048aace BH |
43 | #ifdef CONFIG_SMP |
44 | extern void flush_tlb_mm(struct mm_struct *mm); | |
45 | extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr); | |
46 | #else | |
47 | #define flush_tlb_mm(mm) local_flush_tlb_mm(mm) | |
48 | #define flush_tlb_page(vma,addr) local_flush_tlb_page(vma,addr) | |
49 | #endif | |
50 | #define flush_tlb_page_nohash(vma,addr) flush_tlb_page(vma,addr) | |
62102307 | 51 | |
f048aace | 52 | #elif defined(CONFIG_PPC_STD_MMU_32) |
62102307 | 53 | |
62102307 | 54 | /* |
f048aace | 55 | * TLB flushing for "classic" hash-MMU 32-bit CPUs, 6xx, 7xx, 7xxx |
62102307 | 56 | */ |
62102307 DG |
57 | extern void flush_tlb_mm(struct mm_struct *mm); |
58 | extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long vmaddr); | |
59 | extern void flush_tlb_page_nohash(struct vm_area_struct *vma, unsigned long addr); | |
60 | extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, | |
61 | unsigned long end); | |
62 | extern void flush_tlb_kernel_range(unsigned long start, unsigned long end); | |
f048aace BH |
63 | static inline void local_flush_tlb_page(struct vm_area_struct *vma, |
64 | unsigned long vmaddr) | |
df3b8611 | 65 | { |
f048aace BH |
66 | flush_tlb_page(vma, vmaddr); |
67 | } | |
68 | static inline void local_flush_tlb_mm(struct mm_struct *mm) | |
69 | { | |
70 | flush_tlb_mm(mm); | |
df3b8611 | 71 | } |
62102307 | 72 | |
f048aace BH |
73 | #elif defined(CONFIG_PPC_STD_MMU_64) |
74 | ||
62102307 | 75 | /* |
f048aace | 76 | * TLB flushing for 64-bit hash-MMU CPUs |
62102307 | 77 | */ |
1970282f SR |
78 | |
79 | #include <linux/percpu.h> | |
80 | #include <asm/page.h> | |
81 | ||
82 | #define PPC64_TLB_BATCH_NR 192 | |
83 | ||
84 | struct ppc64_tlb_batch { | |
a741e679 BH |
85 | int active; |
86 | unsigned long index; | |
87 | struct mm_struct *mm; | |
88 | real_pte_t pte[PPC64_TLB_BATCH_NR]; | |
89 | unsigned long vaddr[PPC64_TLB_BATCH_NR]; | |
90 | unsigned int psize; | |
1189be65 | 91 | int ssize; |
1970282f SR |
92 | }; |
93 | DECLARE_PER_CPU(struct ppc64_tlb_batch, ppc64_tlb_batch); | |
94 | ||
95 | extern void __flush_tlb_pending(struct ppc64_tlb_batch *batch); | |
96 | ||
a741e679 BH |
97 | extern void hpte_need_flush(struct mm_struct *mm, unsigned long addr, |
98 | pte_t *ptep, unsigned long pte, int huge); | |
99 | ||
100 | #define __HAVE_ARCH_ENTER_LAZY_MMU_MODE | |
101 | ||
102 | static inline void arch_enter_lazy_mmu_mode(void) | |
103 | { | |
104 | struct ppc64_tlb_batch *batch = &__get_cpu_var(ppc64_tlb_batch); | |
105 | ||
106 | batch->active = 1; | |
107 | } | |
108 | ||
109 | static inline void arch_leave_lazy_mmu_mode(void) | |
1970282f | 110 | { |
a741e679 | 111 | struct ppc64_tlb_batch *batch = &__get_cpu_var(ppc64_tlb_batch); |
1970282f SR |
112 | |
113 | if (batch->index) | |
114 | __flush_tlb_pending(batch); | |
a741e679 | 115 | batch->active = 0; |
1970282f SR |
116 | } |
117 | ||
a741e679 BH |
118 | #define arch_flush_lazy_mmu_mode() do {} while (0) |
119 | ||
120 | ||
3c726f8d | 121 | extern void flush_hash_page(unsigned long va, real_pte_t pte, int psize, |
1189be65 | 122 | int ssize, int local); |
3c726f8d | 123 | extern void flush_hash_range(unsigned long number, int local); |
1970282f | 124 | |
1970282f | 125 | |
f048aace BH |
126 | static inline void local_flush_tlb_mm(struct mm_struct *mm) |
127 | { | |
128 | } | |
129 | ||
1970282f SR |
130 | static inline void flush_tlb_mm(struct mm_struct *mm) |
131 | { | |
1970282f SR |
132 | } |
133 | ||
f048aace BH |
134 | static inline void local_flush_tlb_page(struct vm_area_struct *vma, |
135 | unsigned long vmaddr) | |
df3b8611 KG |
136 | { |
137 | } | |
138 | ||
1970282f | 139 | static inline void flush_tlb_page(struct vm_area_struct *vma, |
62102307 | 140 | unsigned long vmaddr) |
1970282f | 141 | { |
1970282f SR |
142 | } |
143 | ||
144 | static inline void flush_tlb_page_nohash(struct vm_area_struct *vma, | |
145 | unsigned long vmaddr) | |
146 | { | |
1970282f SR |
147 | } |
148 | ||
149 | static inline void flush_tlb_range(struct vm_area_struct *vma, | |
62102307 | 150 | unsigned long start, unsigned long end) |
1970282f | 151 | { |
1970282f SR |
152 | } |
153 | ||
154 | static inline void flush_tlb_kernel_range(unsigned long start, | |
62102307 | 155 | unsigned long end) |
1970282f | 156 | { |
1970282f SR |
157 | } |
158 | ||
3d5134ee BH |
159 | /* Private function for use by PCI IO mapping code */ |
160 | extern void __flush_hash_table_range(struct mm_struct *mm, unsigned long start, | |
161 | unsigned long end); | |
162 | ||
f048aace BH |
163 | #else |
164 | #error Unsupported MMU type | |
1970282f SR |
165 | #endif |
166 | ||
1970282f SR |
167 | #endif /*__KERNEL__ */ |
168 | #endif /* _ASM_POWERPC_TLBFLUSH_H */ |