projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: PPC: Assemble book3s{,_hv}_rmhandlers.S separately
[deliverable/linux.git] / arch / powerpc / kernel / asm-offsets.c
CommitLineData
14cf11af
PM		 1/*
2 * This program is used to generate definitions needed by
3 * assembly language modules.
4 *
5 * We use the technique used in the OSF Mach kernel code:
6 * generate asm statements containing #defines,
7 * compile this file to assembler, and then extract the
8 * #defines from the assembly-language output.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
14cf11af
PM		 16#include <linux/signal.h>
17#include <linux/sched.h>
18#include <linux/kernel.h>
19#include <linux/errno.h>
20#include <linux/string.h>
21#include <linux/types.h>
14cf11af
PM		 22#include <linux/mman.h>
23#include <linux/mm.h>
543b9fd3 24#include <linux/suspend.h>
ad7f7167 25#include <linux/hrtimer.h>
d1dead5c 26#ifdef CONFIG_PPC64
14cf11af
PM		 27#include <linux/time.h>
28#include <linux/hardirq.h>
d1dead5c 29#endif
d4d298fe 30#include <linux/kbuild.h>
d1dead5c 31
14cf11af
PM		 32#include <asm/io.h>
33#include <asm/page.h>
34#include <asm/pgtable.h>
35#include <asm/processor.h>
14cf11af
PM		 36#include <asm/cputable.h>
37#include <asm/thread_info.h>
033ef338 38#include <asm/rtas.h>
a7f290da 39#include <asm/vdso_datapage.h>
14cf11af
PM		 40#ifdef CONFIG_PPC64
41#include <asm/paca.h>
42#include <asm/lppaca.h>
14cf11af 43#include <asm/cache.h>
14cf11af 44#include <asm/compat.h>
11a27ad7 45#include <asm/mmu.h>
f04da0bc 46#include <asm/hvcall.h>
14cf11af 47#endif
3eb9cf07
SR		 48#ifdef CONFIG_PPC_ISERIES
49#include <asm/iseries/alpaca.h>
50#endif
989044ee 51#if defined(CONFIG_KVM) || defined(CONFIG_KVM_GUEST)
366d4b9b 52#include <linux/kvm_host.h>
0604675f 53#endif
989044ee
AG		 54#if defined(CONFIG_KVM) && defined(CONFIG_PPC_BOOK3S)
55#include <asm/kvm_book3s.h>
db93f574 56#endif
14cf11af 57
57e2a99f 58#ifdef CONFIG_PPC32
fca622c5
KG		 59#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
60#include "head_booke.h"
61#endif
57e2a99f 62#endif
fca622c5 63
55fd766b 64#if defined(CONFIG_PPC_FSL_BOOK3E)
19f5465e
TP		 65#include "../mm/mmu_decl.h"
66#endif
67
14cf11af
PM		 68int main(void)
69{
d1dead5c
SR		 70 DEFINE(THREAD, offsetof(struct task_struct, thread));
71 DEFINE(MM, offsetof(struct task_struct, mm));
5e696617 72 DEFINE(MMCONTEXTID, offsetof(struct mm_struct, context.id));
14cf11af 73#ifdef CONFIG_PPC64
d1dead5c 74 DEFINE(AUDITCONTEXT, offsetof(struct task_struct, audit_context));
9c1e1052
PM		 75 DEFINE(SIGSEGV, SIGSEGV);
76 DEFINE(NMI_MASK, NMI_MASK);
efcac658 77 DEFINE(THREAD_DSCR, offsetof(struct thread_struct, dscr));
d1dead5c 78#else
f7e4217b 79 DEFINE(THREAD_INFO, offsetof(struct task_struct, stack));
d1dead5c
SR		 80#endif /* CONFIG_PPC64 */
81
14cf11af 82 DEFINE(KSP, offsetof(struct thread_struct, ksp));
85218827 83 DEFINE(KSP_LIMIT, offsetof(struct thread_struct, ksp_limit));
14cf11af 84 DEFINE(PT_REGS, offsetof(struct thread_struct, regs));
1325a684
AK		 85#ifdef CONFIG_BOOKE
86 DEFINE(THREAD_NORMSAVES, offsetof(struct thread_struct, normsave[0]));
87#endif
14cf11af
PM		 88 DEFINE(THREAD_FPEXC_MODE, offsetof(struct thread_struct, fpexc_mode));
89 DEFINE(THREAD_FPR0, offsetof(struct thread_struct, fpr[0]));
90 DEFINE(THREAD_FPSCR, offsetof(struct thread_struct, fpscr));
14cf11af
PM		 91#ifdef CONFIG_ALTIVEC
92 DEFINE(THREAD_VR0, offsetof(struct thread_struct, vr[0]));
93 DEFINE(THREAD_VRSAVE, offsetof(struct thread_struct, vrsave));
94 DEFINE(THREAD_VSCR, offsetof(struct thread_struct, vscr));
95 DEFINE(THREAD_USED_VR, offsetof(struct thread_struct, used_vr));
96#endif /* CONFIG_ALTIVEC */
c6e6771b
MN		 97#ifdef CONFIG_VSX
98 DEFINE(THREAD_VSR0, offsetof(struct thread_struct, fpr));
99 DEFINE(THREAD_USED_VSR, offsetof(struct thread_struct, used_vsr));
100#endif /* CONFIG_VSX */
d1dead5c
SR		 101#ifdef CONFIG_PPC64
102 DEFINE(KSP_VSID, offsetof(struct thread_struct, ksp_vsid));
103#else /* CONFIG_PPC64 */
104 DEFINE(PGDIR, offsetof(struct thread_struct, pgdir));
d1dead5c
SR		 105#if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
106 DEFINE(THREAD_DBCR0, offsetof(struct thread_struct, dbcr0));
d1dead5c 107#endif
14cf11af
PM		 108#ifdef CONFIG_SPE
109 DEFINE(THREAD_EVR0, offsetof(struct thread_struct, evr[0]));
110 DEFINE(THREAD_ACC, offsetof(struct thread_struct, acc));
111 DEFINE(THREAD_SPEFSCR, offsetof(struct thread_struct, spefscr));
112 DEFINE(THREAD_USED_SPE, offsetof(struct thread_struct, used_spe));
113#endif /* CONFIG_SPE */
d1dead5c 114#endif /* CONFIG_PPC64 */
97e49255
AG		 115#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
116 DEFINE(THREAD_KVM_SVCPU, offsetof(struct thread_struct, kvm_shadow_vcpu));
117#endif
d1dead5c
SR		 118
119 DEFINE(TI_FLAGS, offsetof(struct thread_info, flags));
f39224a8 120 DEFINE(TI_LOCAL_FLAGS, offsetof(struct thread_info, local_flags));
d1dead5c 121 DEFINE(TI_PREEMPT, offsetof(struct thread_info, preempt_count));
d1dead5c 122 DEFINE(TI_TASK, offsetof(struct thread_info, task));
d1dead5c 123 DEFINE(TI_CPU, offsetof(struct thread_info, cpu));
d1dead5c
SR		 124
125#ifdef CONFIG_PPC64
126 DEFINE(DCACHEL1LINESIZE, offsetof(struct ppc64_caches, dline_size));
127 DEFINE(DCACHEL1LOGLINESIZE, offsetof(struct ppc64_caches, log_dline_size));
128 DEFINE(DCACHEL1LINESPERPAGE, offsetof(struct ppc64_caches, dlines_per_page));
129 DEFINE(ICACHEL1LINESIZE, offsetof(struct ppc64_caches, iline_size));
130 DEFINE(ICACHEL1LOGLINESIZE, offsetof(struct ppc64_caches, log_iline_size));
131 DEFINE(ICACHEL1LINESPERPAGE, offsetof(struct ppc64_caches, ilines_per_page));
d1dead5c
SR		 132 /* paca */
133 DEFINE(PACA_SIZE, sizeof(struct paca_struct));
9e368f29 134 DEFINE(PACA_LOCK_TOKEN, offsetof(struct paca_struct, lock_token));
d1dead5c
SR		 135 DEFINE(PACAPACAINDEX, offsetof(struct paca_struct, paca_index));
136 DEFINE(PACAPROCSTART, offsetof(struct paca_struct, cpu_start));
137 DEFINE(PACAKSAVE, offsetof(struct paca_struct, kstack));
138 DEFINE(PACACURRENT, offsetof(struct paca_struct, __current));
139 DEFINE(PACASAVEDMSR, offsetof(struct paca_struct, saved_msr));
d1dead5c
SR		 140 DEFINE(PACASTABRR, offsetof(struct paca_struct, stab_rr));
141 DEFINE(PACAR1, offsetof(struct paca_struct, saved_r1));
142 DEFINE(PACATOC, offsetof(struct paca_struct, kernel_toc));
1f6a93e4
PM		 143 DEFINE(PACAKBASE, offsetof(struct paca_struct, kernelbase));
144 DEFINE(PACAKMSR, offsetof(struct paca_struct, kernel_msr));
d04c56f7
PM		 145 DEFINE(PACASOFTIRQEN, offsetof(struct paca_struct, soft_enabled));
146 DEFINE(PACAHARDIRQEN, offsetof(struct paca_struct, hard_enabled));
d1dead5c 147 DEFINE(PACACONTEXTID, offsetof(struct paca_struct, context.id));
d0f13e3c
BH		 148#ifdef CONFIG_PPC_MM_SLICES
149 DEFINE(PACALOWSLICESPSIZE, offsetof(struct paca_struct,
150 context.low_slices_psize));
151 DEFINE(PACAHIGHSLICEPSIZE, offsetof(struct paca_struct,
152 context.high_slices_psize));
153 DEFINE(MMUPSIZEDEFSIZE, sizeof(struct mmu_psize_def));
91c60b5b 154#endif /* CONFIG_PPC_MM_SLICES */
dce6670a
BH		 155
156#ifdef CONFIG_PPC_BOOK3E
157 DEFINE(PACAPGD, offsetof(struct paca_struct, pgd));
158 DEFINE(PACA_KERNELPGD, offsetof(struct paca_struct, kernel_pgd));
159 DEFINE(PACA_EXGEN, offsetof(struct paca_struct, exgen));
160 DEFINE(PACA_EXTLB, offsetof(struct paca_struct, extlb));
161 DEFINE(PACA_EXMC, offsetof(struct paca_struct, exmc));
162 DEFINE(PACA_EXCRIT, offsetof(struct paca_struct, excrit));
163 DEFINE(PACA_EXDBG, offsetof(struct paca_struct, exdbg));
164 DEFINE(PACA_MC_STACK, offsetof(struct paca_struct, mc_kstack));
165 DEFINE(PACA_CRIT_STACK, offsetof(struct paca_struct, crit_kstack));
166 DEFINE(PACA_DBG_STACK, offsetof(struct paca_struct, dbg_kstack));
167#endif /* CONFIG_PPC_BOOK3E */
168
91c60b5b
BH		 169#ifdef CONFIG_PPC_STD_MMU_64
170 DEFINE(PACASTABREAL, offsetof(struct paca_struct, stab_real));
171 DEFINE(PACASTABVIRT, offsetof(struct paca_struct, stab_addr));
172 DEFINE(PACASLBCACHE, offsetof(struct paca_struct, slb_cache));
173 DEFINE(PACASLBCACHEPTR, offsetof(struct paca_struct, slb_cache_ptr));
174 DEFINE(PACAVMALLOCSLLP, offsetof(struct paca_struct, vmalloc_sllp));
175#ifdef CONFIG_PPC_MM_SLICES
d0f13e3c
BH		 176 DEFINE(MMUPSIZESLLP, offsetof(struct mmu_psize_def, sllp));
177#else
178 DEFINE(PACACONTEXTSLLP, offsetof(struct paca_struct, context.sllp));
d0f13e3c 179#endif /* CONFIG_PPC_MM_SLICES */
d1dead5c
SR		 180 DEFINE(PACA_EXGEN, offsetof(struct paca_struct, exgen));
181 DEFINE(PACA_EXMC, offsetof(struct paca_struct, exmc));
182 DEFINE(PACA_EXSLB, offsetof(struct paca_struct, exslb));
3356bb9f 183 DEFINE(PACALPPACAPTR, offsetof(struct paca_struct, lppaca_ptr));
2f6093c8 184 DEFINE(PACA_SLBSHADOWPTR, offsetof(struct paca_struct, slb_shadow_ptr));
11a27ad7
MN		 185 DEFINE(SLBSHADOW_STACKVSID,
186 offsetof(struct slb_shadow, save_area[SLB_NUM_BOLTED - 1].vsid));
187 DEFINE(SLBSHADOW_STACKESID,
188 offsetof(struct slb_shadow, save_area[SLB_NUM_BOLTED - 1].esid));
cf9efce0 189 DEFINE(SLBSHADOW_SAVEAREA, offsetof(struct slb_shadow, save_area));
d1dead5c
SR		 190 DEFINE(LPPACASRR0, offsetof(struct lppaca, saved_srr0));
191 DEFINE(LPPACASRR1, offsetof(struct lppaca, saved_srr1));
192 DEFINE(LPPACAANYINT, offsetof(struct lppaca, int_dword.any_int));
193 DEFINE(LPPACADECRINT, offsetof(struct lppaca, int_dword.fields.decr_int));
de56a948 194 DEFINE(LPPACA_PMCINUSE, offsetof(struct lppaca, pmcregs_in_use));
cf9efce0 195 DEFINE(LPPACA_DTLIDX, offsetof(struct lppaca, dtl_idx));
a8606e20 196 DEFINE(LPPACA_YIELDCOUNT, offsetof(struct lppaca, yield_count));
cf9efce0 197 DEFINE(PACA_DTL_RIDX, offsetof(struct paca_struct, dtl_ridx));
91c60b5b
BH		 198#endif /* CONFIG_PPC_STD_MMU_64 */
199 DEFINE(PACAEMERGSP, offsetof(struct paca_struct, emergency_sp));
200 DEFINE(PACAHWCPUID, offsetof(struct paca_struct, hw_cpu_id));
1fc711f7 201 DEFINE(PACAKEXECSTATE, offsetof(struct paca_struct, kexec_state));
cf9efce0
PM		 202 DEFINE(PACA_STARTTIME, offsetof(struct paca_struct, starttime));
203 DEFINE(PACA_STARTTIME_USER, offsetof(struct paca_struct, starttime_user));
91c60b5b
BH		 204 DEFINE(PACA_USER_TIME, offsetof(struct paca_struct, user_time));
205 DEFINE(PACA_SYSTEM_TIME, offsetof(struct paca_struct, system_time));
91c60b5b 206 DEFINE(PACA_TRAP_SAVE, offsetof(struct paca_struct, trap_save));
033ef338 207#endif /* CONFIG_PPC64 */
d1dead5c
SR		 208
209 /* RTAS */
210 DEFINE(RTASBASE, offsetof(struct rtas_t, base));
211 DEFINE(RTASENTRY, offsetof(struct rtas_t, entry));
d1dead5c 212
14cf11af 213 /* Interrupt register frame */
91120cc8 214 DEFINE(INT_FRAME_SIZE, STACK_INT_FRAME_SIZE);
14cf11af 215 DEFINE(SWITCH_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs));
218d169c 216#ifdef CONFIG_PPC64
d1dead5c
SR		 217 /* Create extra stack space for SRR0 and SRR1 when calling prom/rtas. */
218 DEFINE(PROM_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs) + 16);
219 DEFINE(RTAS_FRAME_SIZE, STACK_FRAME_OVERHEAD + sizeof(struct pt_regs) + 16);
57852a85
MK		 220
221 /* hcall statistics */
222 DEFINE(HCALL_STAT_SIZE, sizeof(struct hcall_stats));
223 DEFINE(HCALL_STAT_CALLS, offsetof(struct hcall_stats, num_calls));
224 DEFINE(HCALL_STAT_TB, offsetof(struct hcall_stats, tb_total));
225 DEFINE(HCALL_STAT_PURR, offsetof(struct hcall_stats, purr_total));
d1dead5c 226#endif /* CONFIG_PPC64 */
14cf11af
PM		 227 DEFINE(GPR0, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[0]));
228 DEFINE(GPR1, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[1]));
229 DEFINE(GPR2, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[2]));
230 DEFINE(GPR3, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[3]));
231 DEFINE(GPR4, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[4]));
232 DEFINE(GPR5, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[5]));
233 DEFINE(GPR6, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[6]));
234 DEFINE(GPR7, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[7]));
235 DEFINE(GPR8, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[8]));
236 DEFINE(GPR9, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[9]));
237 DEFINE(GPR10, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[10]));
238 DEFINE(GPR11, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[11]));
239 DEFINE(GPR12, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[12]));
240 DEFINE(GPR13, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[13]));
d1dead5c 241#ifndef CONFIG_PPC64
14cf11af
PM		 242 DEFINE(GPR14, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[14]));
243 DEFINE(GPR15, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[15]));
244 DEFINE(GPR16, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[16]));
245 DEFINE(GPR17, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[17]));
246 DEFINE(GPR18, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[18]));
247 DEFINE(GPR19, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[19]));
248 DEFINE(GPR20, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[20]));
249 DEFINE(GPR21, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[21]));
250 DEFINE(GPR22, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[22]));
251 DEFINE(GPR23, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[23]));
252 DEFINE(GPR24, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[24]));
253 DEFINE(GPR25, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[25]));
254 DEFINE(GPR26, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[26]));
255 DEFINE(GPR27, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[27]));
256 DEFINE(GPR28, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[28]));
257 DEFINE(GPR29, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[29]));
258 DEFINE(GPR30, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[30]));
259 DEFINE(GPR31, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, gpr[31]));
d1dead5c 260#endif /* CONFIG_PPC64 */
14cf11af
PM		 261 /*
262 * Note: these symbols include _ because they overlap with special
263 * register names
264 */
265 DEFINE(_NIP, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, nip));
266 DEFINE(_MSR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, msr));
267 DEFINE(_CTR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, ctr));
268 DEFINE(_LINK, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, link));
269 DEFINE(_CCR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, ccr));
14cf11af
PM		 270 DEFINE(_XER, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, xer));
271 DEFINE(_DAR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dar));
272 DEFINE(_DSISR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dsisr));
d1dead5c
SR		 273 DEFINE(ORIG_GPR3, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, orig_gpr3));
274 DEFINE(RESULT, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, result));
d73e0c99 275 DEFINE(_TRAP, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, trap));
d1dead5c
SR		 276#ifndef CONFIG_PPC64
277 DEFINE(_MQ, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, mq));
278 /*
279 * The PowerPC 400-class & Book-E processors have neither the DAR
280 * nor the DSISR SPRs. Hence, we overload them to hold the similar
281 * DEAR and ESR SPRs for such processors. For critical interrupts
282 * we use them to hold SRR0 and SRR1.
14cf11af
PM		 283 */
284 DEFINE(_DEAR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dar));
285 DEFINE(_ESR, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, dsisr));
d1dead5c 286#else /* CONFIG_PPC64 */
d1dead5c
SR		 287 DEFINE(SOFTE, STACK_FRAME_OVERHEAD+offsetof(struct pt_regs, softe));
288
289 /* These _only_ to be used with {PROM,RTAS}_FRAME_SIZE!!! */
290 DEFINE(_SRR0, STACK_FRAME_OVERHEAD+sizeof(struct pt_regs));
291 DEFINE(_SRR1, STACK_FRAME_OVERHEAD+sizeof(struct pt_regs)+8);
292#endif /* CONFIG_PPC64 */
293
57e2a99f 294#if defined(CONFIG_PPC32)
fca622c5
KG		 295#if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
296 DEFINE(EXC_LVL_SIZE, STACK_EXC_LVL_FRAME_SIZE);
297 DEFINE(MAS0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
298 /* we overload MMUCR for 44x on MAS0 since they are mutually exclusive */
299 DEFINE(MMUCR, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
300 DEFINE(MAS1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas1));
301 DEFINE(MAS2, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas2));
302 DEFINE(MAS3, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas3));
303 DEFINE(MAS6, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas6));
304 DEFINE(MAS7, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas7));
305 DEFINE(_SRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr0));
306 DEFINE(_SRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr1));
307 DEFINE(_CSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr0));
308 DEFINE(_CSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr1));
309 DEFINE(_DSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr0));
310 DEFINE(_DSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr1));
311 DEFINE(SAVED_KSP_LIMIT, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, saved_ksp_limit));
312#endif
57e2a99f 313#endif
14cf11af
PM		 314 DEFINE(CLONE_VM, CLONE_VM);
315 DEFINE(CLONE_UNTRACED, CLONE_UNTRACED);
d1dead5c
SR		 316
317#ifndef CONFIG_PPC64
14cf11af 318 DEFINE(MM_PGD, offsetof(struct mm_struct, pgd));
d1dead5c 319#endif /* ! CONFIG_PPC64 */
14cf11af
PM		 320
321 /* About the CPU features table */
14cf11af
PM		 322 DEFINE(CPU_SPEC_FEATURES, offsetof(struct cpu_spec, cpu_features));
323 DEFINE(CPU_SPEC_SETUP, offsetof(struct cpu_spec, cpu_setup));
f39b7a55 324 DEFINE(CPU_SPEC_RESTORE, offsetof(struct cpu_spec, cpu_restore));
14cf11af 325
d1dead5c
SR		 326 DEFINE(pbe_address, offsetof(struct pbe, address));
327 DEFINE(pbe_orig_address, offsetof(struct pbe, orig_address));
328 DEFINE(pbe_next, offsetof(struct pbe, next));
14cf11af 329
543b9fd3 330#ifndef CONFIG_PPC64
fd582ec8 331 DEFINE(TASK_SIZE, TASK_SIZE);
d1dead5c 332 DEFINE(NUM_USER_SEGMENTS, TASK_SIZE>>28);
a7f290da 333#endif /* ! CONFIG_PPC64 */
14cf11af 334
a7f290da
BH		 335 /* datapage offsets for use by vdso */
336 DEFINE(CFG_TB_ORIG_STAMP, offsetof(struct vdso_data, tb_orig_stamp));
337 DEFINE(CFG_TB_TICKS_PER_SEC, offsetof(struct vdso_data, tb_ticks_per_sec));
338 DEFINE(CFG_TB_TO_XS, offsetof(struct vdso_data, tb_to_xs));
339 DEFINE(CFG_STAMP_XSEC, offsetof(struct vdso_data, stamp_xsec));
340 DEFINE(CFG_TB_UPDATE_COUNT, offsetof(struct vdso_data, tb_update_count));
341 DEFINE(CFG_TZ_MINUTEWEST, offsetof(struct vdso_data, tz_minuteswest));
342 DEFINE(CFG_TZ_DSTTIME, offsetof(struct vdso_data, tz_dsttime));
343 DEFINE(CFG_SYSCALL_MAP32, offsetof(struct vdso_data, syscall_map_32));
344 DEFINE(WTOM_CLOCK_SEC, offsetof(struct vdso_data, wtom_clock_sec));
345 DEFINE(WTOM_CLOCK_NSEC, offsetof(struct vdso_data, wtom_clock_nsec));
597bc5c0 346 DEFINE(STAMP_XTIME, offsetof(struct vdso_data, stamp_xtime));
8fd63a9e 347 DEFINE(STAMP_SEC_FRAC, offsetof(struct vdso_data, stamp_sec_fraction));
fbe48175
OJ		 348 DEFINE(CFG_ICACHE_BLOCKSZ, offsetof(struct vdso_data, icache_block_size));
349 DEFINE(CFG_DCACHE_BLOCKSZ, offsetof(struct vdso_data, dcache_block_size));
350 DEFINE(CFG_ICACHE_LOGBLOCKSZ, offsetof(struct vdso_data, icache_log_block_size));
351 DEFINE(CFG_DCACHE_LOGBLOCKSZ, offsetof(struct vdso_data, dcache_log_block_size));
a7f290da
BH		 352#ifdef CONFIG_PPC64
353 DEFINE(CFG_SYSCALL_MAP64, offsetof(struct vdso_data, syscall_map_64));
14cf11af
PM		 354 DEFINE(TVAL64_TV_SEC, offsetof(struct timeval, tv_sec));
355 DEFINE(TVAL64_TV_USEC, offsetof(struct timeval, tv_usec));
356 DEFINE(TVAL32_TV_SEC, offsetof(struct compat_timeval, tv_sec));
357 DEFINE(TVAL32_TV_USEC, offsetof(struct compat_timeval, tv_usec));
0c37ec2a
BH		 358 DEFINE(TSPC64_TV_SEC, offsetof(struct timespec, tv_sec));
359 DEFINE(TSPC64_TV_NSEC, offsetof(struct timespec, tv_nsec));
a7f290da
BH		 360 DEFINE(TSPC32_TV_SEC, offsetof(struct compat_timespec, tv_sec));
361 DEFINE(TSPC32_TV_NSEC, offsetof(struct compat_timespec, tv_nsec));
362#else
363 DEFINE(TVAL32_TV_SEC, offsetof(struct timeval, tv_sec));
364 DEFINE(TVAL32_TV_USEC, offsetof(struct timeval, tv_usec));
0c37ec2a
BH		 365 DEFINE(TSPC32_TV_SEC, offsetof(struct timespec, tv_sec));
366 DEFINE(TSPC32_TV_NSEC, offsetof(struct timespec, tv_nsec));
a7f290da
BH		 367#endif
368 /* timeval/timezone offsets for use by vdso */
14cf11af
PM		 369 DEFINE(TZONE_TZ_MINWEST, offsetof(struct timezone, tz_minuteswest));
370 DEFINE(TZONE_TZ_DSTTIME, offsetof(struct timezone, tz_dsttime));
a7f290da
BH		 371
372 /* Other bits used by the vdso */
373 DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
374 DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
375 DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
151db1fc 376 DEFINE(CLOCK_REALTIME_RES, MONOTONIC_RES_NSEC);
a7f290da 377
007d88d0
DW		 378#ifdef CONFIG_BUG
379 DEFINE(BUG_ENTRY_SIZE, sizeof(struct bug_entry));
380#endif
16a15a30
SR		 381
382#ifdef CONFIG_PPC_ISERIES
383 /* the assembler miscalculates the VSID values */
384 DEFINE(PAGE_OFFSET_ESID, GET_ESID(PAGE_OFFSET));
385 DEFINE(PAGE_OFFSET_VSID, KERNEL_VSID(PAGE_OFFSET));
386 DEFINE(VMALLOC_START_ESID, GET_ESID(VMALLOC_START));
387 DEFINE(VMALLOC_START_VSID, KERNEL_VSID(VMALLOC_START));
3eb9cf07
SR		 388
389 /* alpaca */
390 DEFINE(ALPACA_SIZE, sizeof(struct alpaca));
16a15a30 391#endif
ee7a76da 392
ee7a76da 393 DEFINE(PGD_TABLE_SIZE, PGD_TABLE_SIZE);
4ee7084e 394 DEFINE(PTE_SIZE, sizeof(pte_t));
bee86f14 395
bbf45ba5 396#ifdef CONFIG_KVM
bbf45ba5
HB		 397 DEFINE(VCPU_HOST_STACK, offsetof(struct kvm_vcpu, arch.host_stack));
398 DEFINE(VCPU_HOST_PID, offsetof(struct kvm_vcpu, arch.host_pid));
bbf45ba5 399 DEFINE(VCPU_GPRS, offsetof(struct kvm_vcpu, arch.gpr));
eab17672 400 DEFINE(VCPU_VRSAVE, offsetof(struct kvm_vcpu, arch.vrsave));
de56a948
PM		 401 DEFINE(VCPU_FPRS, offsetof(struct kvm_vcpu, arch.fpr));
402 DEFINE(VCPU_FPSCR, offsetof(struct kvm_vcpu, arch.fpscr));
403#ifdef CONFIG_ALTIVEC
404 DEFINE(VCPU_VRS, offsetof(struct kvm_vcpu, arch.vr));
405 DEFINE(VCPU_VSCR, offsetof(struct kvm_vcpu, arch.vscr));
406#endif
407#ifdef CONFIG_VSX
408 DEFINE(VCPU_VSRS, offsetof(struct kvm_vcpu, arch.vsr));
409#endif
410 DEFINE(VCPU_XER, offsetof(struct kvm_vcpu, arch.xer));
411 DEFINE(VCPU_CTR, offsetof(struct kvm_vcpu, arch.ctr));
412 DEFINE(VCPU_LR, offsetof(struct kvm_vcpu, arch.lr));
413 DEFINE(VCPU_CR, offsetof(struct kvm_vcpu, arch.cr));
414 DEFINE(VCPU_PC, offsetof(struct kvm_vcpu, arch.pc));
415#ifdef CONFIG_KVM_BOOK3S_64_HV
416 DEFINE(VCPU_MSR, offsetof(struct kvm_vcpu, arch.shregs.msr));
417 DEFINE(VCPU_SRR0, offsetof(struct kvm_vcpu, arch.shregs.srr0));
418 DEFINE(VCPU_SRR1, offsetof(struct kvm_vcpu, arch.shregs.srr1));
419 DEFINE(VCPU_SPRG0, offsetof(struct kvm_vcpu, arch.shregs.sprg0));
420 DEFINE(VCPU_SPRG1, offsetof(struct kvm_vcpu, arch.shregs.sprg1));
421 DEFINE(VCPU_SPRG2, offsetof(struct kvm_vcpu, arch.shregs.sprg2));
422 DEFINE(VCPU_SPRG3, offsetof(struct kvm_vcpu, arch.shregs.sprg3));
423#endif
bbf45ba5
HB		 424 DEFINE(VCPU_SPRG4, offsetof(struct kvm_vcpu, arch.sprg4));
425 DEFINE(VCPU_SPRG5, offsetof(struct kvm_vcpu, arch.sprg5));
426 DEFINE(VCPU_SPRG6, offsetof(struct kvm_vcpu, arch.sprg6));
427 DEFINE(VCPU_SPRG7, offsetof(struct kvm_vcpu, arch.sprg7));
49dd2c49 428 DEFINE(VCPU_SHADOW_PID, offsetof(struct kvm_vcpu, arch.shadow_pid));
dd9ebf1f 429 DEFINE(VCPU_SHADOW_PID1, offsetof(struct kvm_vcpu, arch.shadow_pid1));
96bc451a 430 DEFINE(VCPU_SHARED, offsetof(struct kvm_vcpu, arch.shared));
666e7252 431 DEFINE(VCPU_SHARED_MSR, offsetof(struct kvm_vcpu_arch_shared, msr));
ecee273f 432 DEFINE(VCPU_SHADOW_MSR, offsetof(struct kvm_vcpu, arch.shadow_msr));
bbf45ba5 433
00c3a37c 434 /* book3s */
de56a948
PM		 435#ifdef CONFIG_KVM_BOOK3S_64_HV
436 DEFINE(KVM_LPID, offsetof(struct kvm, arch.lpid));
437 DEFINE(KVM_SDR1, offsetof(struct kvm, arch.sdr1));
438 DEFINE(KVM_HOST_LPID, offsetof(struct kvm, arch.host_lpid));
439 DEFINE(KVM_HOST_LPCR, offsetof(struct kvm, arch.host_lpcr));
440 DEFINE(KVM_HOST_SDR1, offsetof(struct kvm, arch.host_sdr1));
441 DEFINE(KVM_TLBIE_LOCK, offsetof(struct kvm, arch.tlbie_lock));
442 DEFINE(KVM_ONLINE_CPUS, offsetof(struct kvm, online_vcpus.counter));
443 DEFINE(KVM_LAST_VCPU, offsetof(struct kvm, arch.last_vcpu));
aa04b4cc
PM		 444 DEFINE(KVM_LPCR, offsetof(struct kvm, arch.lpcr));
445 DEFINE(KVM_RMOR, offsetof(struct kvm, arch.rmor));
de56a948
PM		 446 DEFINE(VCPU_DSISR, offsetof(struct kvm_vcpu, arch.shregs.dsisr));
447 DEFINE(VCPU_DAR, offsetof(struct kvm_vcpu, arch.shregs.dar));
448#endif
00c3a37c 449#ifdef CONFIG_PPC_BOOK3S
de56a948
PM		 450 DEFINE(VCPU_KVM, offsetof(struct kvm_vcpu, kvm));
451 DEFINE(VCPU_VCPUID, offsetof(struct kvm_vcpu, vcpu_id));
62908905 452 DEFINE(VCPU_HOST_RETIP, offsetof(struct kvm_vcpu, arch.host_retip));
62908905 453 DEFINE(VCPU_HOST_MSR, offsetof(struct kvm_vcpu, arch.host_msr));
de56a948
PM		 454 DEFINE(VCPU_PURR, offsetof(struct kvm_vcpu, arch.purr));
455 DEFINE(VCPU_SPURR, offsetof(struct kvm_vcpu, arch.spurr));
456 DEFINE(VCPU_DSCR, offsetof(struct kvm_vcpu, arch.dscr));
457 DEFINE(VCPU_AMR, offsetof(struct kvm_vcpu, arch.amr));
458 DEFINE(VCPU_UAMOR, offsetof(struct kvm_vcpu, arch.uamor));
459 DEFINE(VCPU_CTRL, offsetof(struct kvm_vcpu, arch.ctrl));
460 DEFINE(VCPU_DABR, offsetof(struct kvm_vcpu, arch.dabr));
62908905
AG		 461 DEFINE(VCPU_TRAMPOLINE_LOWMEM, offsetof(struct kvm_vcpu, arch.trampoline_lowmem));
462 DEFINE(VCPU_TRAMPOLINE_ENTER, offsetof(struct kvm_vcpu, arch.trampoline_enter));
463 DEFINE(VCPU_HIGHMEM_HANDLER, offsetof(struct kvm_vcpu, arch.highmem_handler));
021ec9c6 464 DEFINE(VCPU_RMCALL, offsetof(struct kvm_vcpu, arch.rmcall));
62908905 465 DEFINE(VCPU_HFLAGS, offsetof(struct kvm_vcpu, arch.hflags));
de56a948
PM		 466 DEFINE(VCPU_DEC, offsetof(struct kvm_vcpu, arch.dec));
467 DEFINE(VCPU_DEC_EXPIRES, offsetof(struct kvm_vcpu, arch.dec_expires));
aa04b4cc 468 DEFINE(VCPU_PENDING_EXC, offsetof(struct kvm_vcpu, arch.pending_exceptions));
a8606e20 469 DEFINE(VCPU_VPA, offsetof(struct kvm_vcpu, arch.vpa));
de56a948
PM		 470 DEFINE(VCPU_MMCR, offsetof(struct kvm_vcpu, arch.mmcr));
471 DEFINE(VCPU_PMC, offsetof(struct kvm_vcpu, arch.pmc));
472 DEFINE(VCPU_SLB, offsetof(struct kvm_vcpu, arch.slb));
473 DEFINE(VCPU_SLB_MAX, offsetof(struct kvm_vcpu, arch.slb_max));
474 DEFINE(VCPU_SLB_NR, offsetof(struct kvm_vcpu, arch.slb_nr));
475 DEFINE(VCPU_LAST_CPU, offsetof(struct kvm_vcpu, arch.last_cpu));
476 DEFINE(VCPU_FAULT_DSISR, offsetof(struct kvm_vcpu, arch.fault_dsisr));
477 DEFINE(VCPU_FAULT_DAR, offsetof(struct kvm_vcpu, arch.fault_dar));
478 DEFINE(VCPU_LAST_INST, offsetof(struct kvm_vcpu, arch.last_inst));
479 DEFINE(VCPU_TRAP, offsetof(struct kvm_vcpu, arch.trap));
371fefd6
PM		 480 DEFINE(VCPU_PTID, offsetof(struct kvm_vcpu, arch.ptid));
481 DEFINE(VCORE_ENTRY_EXIT, offsetof(struct kvmppc_vcore, entry_exit_count));
482 DEFINE(VCORE_NAP_COUNT, offsetof(struct kvmppc_vcore, nap_count));
483 DEFINE(VCORE_IN_GUEST, offsetof(struct kvmppc_vcore, in_guest));
de56a948
PM		 484 DEFINE(VCPU_SVCPU, offsetof(struct kvmppc_vcpu_book3s, shadow_vcpu) -
485 offsetof(struct kvmppc_vcpu_book3s, vcpu));
486 DEFINE(VCPU_SLB_E, offsetof(struct kvmppc_slb, orige));
487 DEFINE(VCPU_SLB_V, offsetof(struct kvmppc_slb, origv));
488 DEFINE(VCPU_SLB_SIZE, sizeof(struct kvmppc_slb));
3c42bf8a
PM		 489
490#ifdef CONFIG_PPC_BOOK3S_64
de56a948 491#ifdef CONFIG_KVM_BOOK3S_PR
3c42bf8a 492# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, shadow_vcpu.f))
de56a948
PM		 493#else
494# define SVCPU_FIELD(x, f)
495#endif
3c42bf8a
PM		 496# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, kvm_hstate.f))
497#else /* 32-bit */
498# define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, f))
499# define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, hstate.f))
500#endif
501
502 SVCPU_FIELD(SVCPU_CR, cr);
503 SVCPU_FIELD(SVCPU_XER, xer);
504 SVCPU_FIELD(SVCPU_CTR, ctr);
505 SVCPU_FIELD(SVCPU_LR, lr);
506 SVCPU_FIELD(SVCPU_PC, pc);
507 SVCPU_FIELD(SVCPU_R0, gpr[0]);
508 SVCPU_FIELD(SVCPU_R1, gpr[1]);
509 SVCPU_FIELD(SVCPU_R2, gpr[2]);
510 SVCPU_FIELD(SVCPU_R3, gpr[3]);
511 SVCPU_FIELD(SVCPU_R4, gpr[4]);
512 SVCPU_FIELD(SVCPU_R5, gpr[5]);
513 SVCPU_FIELD(SVCPU_R6, gpr[6]);
514 SVCPU_FIELD(SVCPU_R7, gpr[7]);
515 SVCPU_FIELD(SVCPU_R8, gpr[8]);
516 SVCPU_FIELD(SVCPU_R9, gpr[9]);
517 SVCPU_FIELD(SVCPU_R10, gpr[10]);
518 SVCPU_FIELD(SVCPU_R11, gpr[11]);
519 SVCPU_FIELD(SVCPU_R12, gpr[12]);
520 SVCPU_FIELD(SVCPU_R13, gpr[13]);
521 SVCPU_FIELD(SVCPU_FAULT_DSISR, fault_dsisr);
522 SVCPU_FIELD(SVCPU_FAULT_DAR, fault_dar);
523 SVCPU_FIELD(SVCPU_LAST_INST, last_inst);
524 SVCPU_FIELD(SVCPU_SHADOW_SRR1, shadow_srr1);
0604675f 525#ifdef CONFIG_PPC_BOOK3S_32
3c42bf8a 526 SVCPU_FIELD(SVCPU_SR, sr);
0604675f 527#endif
3c42bf8a
PM		 528#ifdef CONFIG_PPC64
529 SVCPU_FIELD(SVCPU_SLB, slb);
530 SVCPU_FIELD(SVCPU_SLB_MAX, slb_max);
531#endif
532
533 HSTATE_FIELD(HSTATE_HOST_R1, host_r1);
534 HSTATE_FIELD(HSTATE_HOST_R2, host_r2);
de56a948 535 HSTATE_FIELD(HSTATE_HOST_MSR, host_msr);
3c42bf8a
PM		 536 HSTATE_FIELD(HSTATE_VMHANDLER, vmhandler);
537 HSTATE_FIELD(HSTATE_SCRATCH0, scratch0);
538 HSTATE_FIELD(HSTATE_SCRATCH1, scratch1);
539 HSTATE_FIELD(HSTATE_IN_GUEST, in_guest);
540
de56a948
PM		 541#ifdef CONFIG_KVM_BOOK3S_64_HV
542 HSTATE_FIELD(HSTATE_KVM_VCPU, kvm_vcpu);
371fefd6
PM		 543 HSTATE_FIELD(HSTATE_KVM_VCORE, kvm_vcore);
544 HSTATE_FIELD(HSTATE_XICS_PHYS, xics_phys);
de56a948
PM		 545 HSTATE_FIELD(HSTATE_MMCR, host_mmcr);
546 HSTATE_FIELD(HSTATE_PMC, host_pmc);
547 HSTATE_FIELD(HSTATE_PURR, host_purr);
548 HSTATE_FIELD(HSTATE_SPURR, host_spurr);
549 HSTATE_FIELD(HSTATE_DSCR, host_dscr);
550 HSTATE_FIELD(HSTATE_DABR, dabr);
551 HSTATE_FIELD(HSTATE_DECEXP, dec_expires);
552#endif /* CONFIG_KVM_BOOK3S_64_HV */
553
3c42bf8a 554#else /* CONFIG_PPC_BOOK3S */
7e57cba0
AG		 555 DEFINE(VCPU_CR, offsetof(struct kvm_vcpu, arch.cr));
556 DEFINE(VCPU_XER, offsetof(struct kvm_vcpu, arch.xer));
0604675f
AG		 557 DEFINE(VCPU_LR, offsetof(struct kvm_vcpu, arch.lr));
558 DEFINE(VCPU_CTR, offsetof(struct kvm_vcpu, arch.ctr));
559 DEFINE(VCPU_PC, offsetof(struct kvm_vcpu, arch.pc));
560 DEFINE(VCPU_LAST_INST, offsetof(struct kvm_vcpu, arch.last_inst));
561 DEFINE(VCPU_FAULT_DEAR, offsetof(struct kvm_vcpu, arch.fault_dear));
562 DEFINE(VCPU_FAULT_ESR, offsetof(struct kvm_vcpu, arch.fault_esr));
00c3a37c 563#endif /* CONFIG_PPC_BOOK3S */
3c42bf8a 564#endif /* CONFIG_KVM */
d17051cb
AG		 565
566#ifdef CONFIG_KVM_GUEST
567 DEFINE(KVM_MAGIC_SCRATCH1, offsetof(struct kvm_vcpu_arch_shared,
568 scratch1));
569 DEFINE(KVM_MAGIC_SCRATCH2, offsetof(struct kvm_vcpu_arch_shared,
570 scratch2));
571 DEFINE(KVM_MAGIC_SCRATCH3, offsetof(struct kvm_vcpu_arch_shared,
572 scratch3));
573 DEFINE(KVM_MAGIC_INT, offsetof(struct kvm_vcpu_arch_shared,
574 int_pending));
575 DEFINE(KVM_MAGIC_MSR, offsetof(struct kvm_vcpu_arch_shared, msr));
576 DEFINE(KVM_MAGIC_CRITICAL, offsetof(struct kvm_vcpu_arch_shared,
577 critical));
cbe487fa 578 DEFINE(KVM_MAGIC_SR, offsetof(struct kvm_vcpu_arch_shared, sr));
d17051cb
AG		 579#endif
580
ca9153a3
IY		 581#ifdef CONFIG_44x
582 DEFINE(PGD_T_LOG2, PGD_T_LOG2);
583 DEFINE(PTE_T_LOG2, PTE_T_LOG2);
584#endif
55fd766b 585#ifdef CONFIG_PPC_FSL_BOOK3E
78f62237
KG		 586 DEFINE(TLBCAM_SIZE, sizeof(struct tlbcam));
587 DEFINE(TLBCAM_MAS0, offsetof(struct tlbcam, MAS0));
588 DEFINE(TLBCAM_MAS1, offsetof(struct tlbcam, MAS1));
589 DEFINE(TLBCAM_MAS2, offsetof(struct tlbcam, MAS2));
590 DEFINE(TLBCAM_MAS3, offsetof(struct tlbcam, MAS3));
591 DEFINE(TLBCAM_MAS7, offsetof(struct tlbcam, MAS7));
592#endif
bbf45ba5 593
4cd35f67
SW		 594#if defined(CONFIG_KVM) && defined(CONFIG_SPE)
595 DEFINE(VCPU_EVR, offsetof(struct kvm_vcpu, arch.evr[0]));
596 DEFINE(VCPU_ACC, offsetof(struct kvm_vcpu, arch.acc));
597 DEFINE(VCPU_SPEFSCR, offsetof(struct kvm_vcpu, arch.spefscr));
598 DEFINE(VCPU_HOST_SPEFSCR, offsetof(struct kvm_vcpu, arch.host_spefscr));
599#endif
600
73e75b41
HB		 601#ifdef CONFIG_KVM_EXIT_TIMING
602 DEFINE(VCPU_TIMING_EXIT_TBU, offsetof(struct kvm_vcpu,
603 arch.timing_exit.tv32.tbu));
604 DEFINE(VCPU_TIMING_EXIT_TBL, offsetof(struct kvm_vcpu,
605 arch.timing_exit.tv32.tbl));
606 DEFINE(VCPU_TIMING_LAST_ENTER_TBU, offsetof(struct kvm_vcpu,
607 arch.timing_last_enter.tv32.tbu));
608 DEFINE(VCPU_TIMING_LAST_ENTER_TBL, offsetof(struct kvm_vcpu,
609 arch.timing_last_enter.tv32.tbl));
610#endif
611
14cf11af
PM		 612 return 0;
613}
Linux kernel - Deliverables
This page took 0.497385 seconds and 5 git commands to generate.