[deliverable/linux.git] / arch / powerpc / kernel / pci_64.c

/*
 * Port for PPC64 David Engebretsen, IBM Corp.
 * Contains common pci routines for ppc64 platform, pSeries and iSeries brands.
 * 
 * Copyright (C) 2003 Anton Blanchard <anton@au.ibm.com>, IBM
 *   Rework, based on alpha PCI code.
 *
 *      This program is free software; you can redistribute it and/or
 *      modify it under the terms of the GNU General Public License
 *      as published by the Free Software Foundation; either version
 *      2 of the License, or (at your option) any later version.
 */

#undef DEBUG

#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/string.h>
#include <linux/init.h>
#include <linux/bootmem.h>
#include <linux/mm.h>
#include <linux/list.h>
#include <linux/syscalls.h>
#include <linux/irq.h>
#include <linux/vmalloc.h>

#include <asm/processor.h>
#include <asm/io.h>
#include <asm/prom.h>
#include <asm/pci-bridge.h>
#include <asm/byteorder.h>
#include <asm/machdep.h>
#include <asm/ppc-pci.h>

unsigned long pci_probe_only = 1;

/* pci_io_base -- the base address from which io bars are offsets.
 * This is the lowest I/O base address (so bar values are always positive),
 * and it *must* be the start of ISA space if an ISA bus exists because
 * ISA drivers use hard coded offsets.  If no ISA bus exists nothing
 * is mapped on the first 64K of IO space
 */
unsigned long pci_io_base = ISA_IO_BASE;
EXPORT_SYMBOL(pci_io_base);

static void fixup_broken_pcnet32(struct pci_dev* dev)
{
	if ((dev->class>>8 == PCI_CLASS_NETWORK_ETHERNET)) {
		dev->vendor = PCI_VENDOR_ID_AMD;
		pci_write_config_word(dev, PCI_VENDOR_ID, PCI_VENDOR_ID_AMD);
	}
}
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TRIDENT, PCI_ANY_ID, fixup_broken_pcnet32);


static u32 get_int_prop(struct device_node *np, const char *name, u32 def)
{
	const u32 *prop;
	int len;

	prop = of_get_property(np, name, &len);
	if (prop && len >= 4)
		return *prop;
	return def;
}

static unsigned int pci_parse_of_flags(u32 addr0)
{
	unsigned int flags = 0;

	if (addr0 & 0x02000000) {
		flags = IORESOURCE_MEM | PCI_BASE_ADDRESS_SPACE_MEMORY;
		flags |= (addr0 >> 22) & PCI_BASE_ADDRESS_MEM_TYPE_64;
		flags |= (addr0 >> 28) & PCI_BASE_ADDRESS_MEM_TYPE_1M;
		if (addr0 & 0x40000000)
			flags |= IORESOURCE_PREFETCH
				 | PCI_BASE_ADDRESS_MEM_PREFETCH;
	} else if (addr0 & 0x01000000)
		flags = IORESOURCE_IO | PCI_BASE_ADDRESS_SPACE_IO;
	return flags;
}


static void pci_parse_of_addrs(struct device_node *node, struct pci_dev *dev)
{
	u64 base, size;
	unsigned int flags;
	struct resource *res;
	const u32 *addrs;
	u32 i;
	int proplen;

	addrs = of_get_property(node, "assigned-addresses", &proplen);
	if (!addrs)
		return;
	pr_debug("    parse addresses (%d bytes) @ %p\n", proplen, addrs);
	for (; proplen >= 20; proplen -= 20, addrs += 5) {
		flags = pci_parse_of_flags(addrs[0]);
		if (!flags)
			continue;
		base = of_read_number(&addrs[1], 2);
		size = of_read_number(&addrs[3], 2);
		if (!size)
			continue;
		i = addrs[0] & 0xff;
		pr_debug("  base: %llx, size: %llx, i: %x\n",
			 (unsigned long long)base,
			 (unsigned long long)size, i);

		if (PCI_BASE_ADDRESS_0 <= i && i <= PCI_BASE_ADDRESS_5) {
			res = &dev->resource[(i - PCI_BASE_ADDRESS_0) >> 2];
		} else if (i == dev->rom_base_reg) {
			res = &dev->resource[PCI_ROM_RESOURCE];
			flags |= IORESOURCE_READONLY | IORESOURCE_CACHEABLE;
		} else {
			printk(KERN_ERR "PCI: bad cfg reg num 0x%x\n", i);
			continue;
		}
		res->start = base;
		res->end = base + size - 1;
		res->flags = flags;
		res->name = pci_name(dev);
	}
}

struct pci_dev *of_create_pci_dev(struct device_node *node,
				 struct pci_bus *bus, int devfn)
{
	struct pci_dev *dev;
	const char *type;

	dev = alloc_pci_dev();
	if (!dev)
		return NULL;
	type = of_get_property(node, "device_type", NULL);
	if (type == NULL)
		type = "";

	pr_debug("    create device, devfn: %x, type: %s\n", devfn, type);

	dev->bus = bus;
	dev->sysdata = node;
	dev->dev.parent = bus->bridge;
	dev->dev.bus = &pci_bus_type;
	dev->devfn = devfn;
	dev->multifunction = 0;		/* maybe a lie? */

	dev->vendor = get_int_prop(node, "vendor-id", 0xffff);
	dev->device = get_int_prop(node, "device-id", 0xffff);
	dev->subsystem_vendor = get_int_prop(node, "subsystem-vendor-id", 0);
	dev->subsystem_device = get_int_prop(node, "subsystem-id", 0);

	dev->cfg_size = pci_cfg_space_size(dev);

	dev_set_name(&dev->dev, "%04x:%02x:%02x.%d", pci_domain_nr(bus),
		dev->bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn));
	dev->class = get_int_prop(node, "class-code", 0);
	dev->revision = get_int_prop(node, "revision-id", 0);

	pr_debug("    class: 0x%x\n", dev->class);
	pr_debug("    revision: 0x%x\n", dev->revision);

	dev->current_state = 4;		/* unknown power state */
	dev->error_state = pci_channel_io_normal;
	dev->dma_mask = 0xffffffff;

	if (!strcmp(type, "pci") || !strcmp(type, "pciex")) {
		/* a PCI-PCI bridge */
		dev->hdr_type = PCI_HEADER_TYPE_BRIDGE;
		dev->rom_base_reg = PCI_ROM_ADDRESS1;
	} else if (!strcmp(type, "cardbus")) {
		dev->hdr_type = PCI_HEADER_TYPE_CARDBUS;
	} else {
		dev->hdr_type = PCI_HEADER_TYPE_NORMAL;
		dev->rom_base_reg = PCI_ROM_ADDRESS;
		/* Maybe do a default OF mapping here */
		dev->irq = NO_IRQ;
	}

	pci_parse_of_addrs(node, dev);

	pr_debug("    adding to system ...\n");

	pci_device_add(dev, bus);

	return dev;
}
EXPORT_SYMBOL(of_create_pci_dev);

static void __devinit __of_scan_bus(struct device_node *node,
				    struct pci_bus *bus, int rescan_existing)
{
	struct device_node *child;
	const u32 *reg;
	int reglen, devfn;
	struct pci_dev *dev;

	pr_debug("of_scan_bus(%s) bus no %d... \n",
		 node->full_name, bus->number);

	/* Scan direct children */
	for_each_child_of_node(node, child) {
		pr_debug("  * %s\n", child->full_name);
		reg = of_get_property(child, "reg", &reglen);
		if (reg == NULL || reglen < 20)
			continue;
		devfn = (reg[0] >> 8) & 0xff;

		/* create a new pci_dev for this device */
		dev = of_create_pci_dev(child, bus, devfn);
		if (!dev)
			continue;
		pr_debug("    dev header type: %x\n", dev->hdr_type);
	}

	/* Apply all fixups necessary. We don't fixup the bus "self"
	 * for an existing bridge that is being rescanned
	 */
	if (!rescan_existing)
		pcibios_setup_bus_self(bus);
	pcibios_setup_bus_devices(bus);

	/* Now scan child busses */
	list_for_each_entry(dev, &bus->devices, bus_list) {
		if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE ||
		    dev->hdr_type == PCI_HEADER_TYPE_CARDBUS) {
			struct device_node *child = pci_device_to_OF_node(dev);
			if (dev)
				of_scan_pci_bridge(child, dev);
		}
	}
}

void __devinit of_scan_bus(struct device_node *node,
			   struct pci_bus *bus)
{
	__of_scan_bus(node, bus, 0);
}
EXPORT_SYMBOL_GPL(of_scan_bus);

void __devinit of_rescan_bus(struct device_node *node,
			     struct pci_bus *bus)
{
	__of_scan_bus(node, bus, 1);
}
EXPORT_SYMBOL_GPL(of_rescan_bus);

void __devinit of_scan_pci_bridge(struct device_node *node,
				  struct pci_dev *dev)
{
	struct pci_bus *bus;
	const u32 *busrange, *ranges;
	int len, i, mode;
	struct resource *res;
	unsigned int flags;
	u64 size;

	pr_debug("of_scan_pci_bridge(%s)\n", node->full_name);

	/* parse bus-range property */
	busrange = of_get_property(node, "bus-range", &len);
	if (busrange == NULL || len != 8) {
		printk(KERN_DEBUG "Can't get bus-range for PCI-PCI bridge %s\n",
		       node->full_name);
		return;
	}
	ranges = of_get_property(node, "ranges", &len);
	if (ranges == NULL) {
		printk(KERN_DEBUG "Can't get ranges for PCI-PCI bridge %s\n",
		       node->full_name);
		return;
	}

	bus = pci_add_new_bus(dev->bus, dev, busrange[0]);
	if (!bus) {
		printk(KERN_ERR "Failed to create pci bus for %s\n",
		       node->full_name);
		return;
	}

	bus->primary = dev->bus->number;
	bus->subordinate = busrange[1];
	bus->bridge_ctl = 0;
	bus->sysdata = node;

	/* parse ranges property */
	/* PCI #address-cells == 3 and #size-cells == 2 always */
	res = &dev->resource[PCI_BRIDGE_RESOURCES];
	for (i = 0; i < PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES; ++i) {
		res->flags = 0;
		bus->resource[i] = res;
		++res;
	}
	i = 1;
	for (; len >= 32; len -= 32, ranges += 8) {
		flags = pci_parse_of_flags(ranges[0]);
		size = of_read_number(&ranges[6], 2);
		if (flags == 0 || size == 0)
			continue;
		if (flags & IORESOURCE_IO) {
			res = bus->resource[0];
			if (res->flags) {
				printk(KERN_ERR "PCI: ignoring extra I/O range"
				       " for bridge %s\n", node->full_name);
				continue;
			}
		} else {
			if (i >= PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES) {
				printk(KERN_ERR "PCI: too many memory ranges"
				       " for bridge %s\n", node->full_name);
				continue;
			}
			res = bus->resource[i];
			++i;
		}
		res->start = of_read_number(&ranges[1], 2);
		res->end = res->start + size - 1;
		res->flags = flags;
	}
	sprintf(bus->name, "PCI Bus %04x:%02x", pci_domain_nr(bus),
		bus->number);
	pr_debug("    bus name: %s\n", bus->name);

	mode = PCI_PROBE_NORMAL;
	if (ppc_md.pci_probe_mode)
		mode = ppc_md.pci_probe_mode(bus);
	pr_debug("    probe mode: %d\n", mode);

	if (mode == PCI_PROBE_DEVTREE)
		of_scan_bus(node, bus);
	else if (mode == PCI_PROBE_NORMAL)
		pci_scan_child_bus(bus);
}
EXPORT_SYMBOL(of_scan_pci_bridge);

void __devinit scan_phb(struct pci_controller *hose)
{
	struct pci_bus *bus;
	struct device_node *node = hose->dn;
	int mode;

	pr_debug("PCI: Scanning PHB %s\n",
		 node ? node->full_name : "<NO NAME>");

	/* Create an empty bus for the toplevel */
	bus = pci_create_bus(hose->parent, hose->first_busno, hose->ops, node);
	if (bus == NULL) {
		printk(KERN_ERR "Failed to create bus for PCI domain %04x\n",
		       hose->global_number);
		return;
	}
	bus->secondary = hose->first_busno;
	hose->bus = bus;

	/* Get some IO space for the new PHB */
	pcibios_map_io_space(bus);

	/* Wire up PHB bus resources */
	pcibios_setup_phb_resources(hose);

	/* Get probe mode and perform scan */
	mode = PCI_PROBE_NORMAL;
	if (node && ppc_md.pci_probe_mode)
		mode = ppc_md.pci_probe_mode(bus);
	pr_debug("    probe mode: %d\n", mode);
	if (mode == PCI_PROBE_DEVTREE) {
		bus->subordinate = hose->last_busno;
		of_scan_bus(node, bus);
	}

	if (mode == PCI_PROBE_NORMAL)
		hose->last_busno = bus->subordinate = pci_scan_child_bus(bus);
}

static int __init pcibios_init(void)
{
	struct pci_controller *hose, *tmp;

	printk(KERN_INFO "PCI: Probing PCI hardware\n");

	/* For now, override phys_mem_access_prot. If we need it,g
	 * later, we may move that initialization to each ppc_md
	 */
	ppc_md.phys_mem_access_prot = pci_phys_mem_access_prot;

	if (pci_probe_only)
		ppc_pci_flags |= PPC_PCI_PROBE_ONLY;

	/* On ppc64, we always enable PCI domains and we keep domain 0
	 * backward compatible in /proc for video cards
	 */
	ppc_pci_flags |= PPC_PCI_ENABLE_PROC_DOMAINS | PPC_PCI_COMPAT_DOMAIN_0;

	/* Scan all of the recorded PCI controllers.  */
	list_for_each_entry_safe(hose, tmp, &hose_list, list_node) {
		scan_phb(hose);
		pci_bus_add_devices(hose->bus);
	}

	/* Call common code to handle resource allocation */
	pcibios_resource_survey();

	printk(KERN_DEBUG "PCI: Probing PCI hardware done\n");

	return 0;
}

subsys_initcall(pcibios_init);

#ifdef CONFIG_HOTPLUG

int pcibios_unmap_io_space(struct pci_bus *bus)
{
	struct pci_controller *hose;

	WARN_ON(bus == NULL);

	/* If this is not a PHB, we only flush the hash table over
	 * the area mapped by this bridge. We don't play with the PTE
	 * mappings since we might have to deal with sub-page alignemnts
	 * so flushing the hash table is the only sane way to make sure
	 * that no hash entries are covering that removed bridge area
	 * while still allowing other busses overlapping those pages
	 */
	if (bus->self) {
		struct resource *res = bus->resource[0];

		pr_debug("IO unmapping for PCI-PCI bridge %s\n",
			 pci_name(bus->self));

		__flush_hash_table_range(&init_mm, res->start + _IO_BASE,
					 res->end + _IO_BASE + 1);
		return 0;
	}

	/* Get the host bridge */
	hose = pci_bus_to_host(bus);

	/* Check if we have IOs allocated */
	if (hose->io_base_alloc == 0)
		return 0;

	pr_debug("IO unmapping for PHB %s\n", hose->dn->full_name);
	pr_debug("  alloc=0x%p\n", hose->io_base_alloc);

	/* This is a PHB, we fully unmap the IO area */
	vunmap(hose->io_base_alloc);

	return 0;
}
EXPORT_SYMBOL_GPL(pcibios_unmap_io_space);

#endif /* CONFIG_HOTPLUG */

int __devinit pcibios_map_io_space(struct pci_bus *bus)
{
	struct vm_struct *area;
	unsigned long phys_page;
	unsigned long size_page;
	unsigned long io_virt_offset;
	struct pci_controller *hose;

	WARN_ON(bus == NULL);

	/* If this not a PHB, nothing to do, page tables still exist and
	 * thus HPTEs will be faulted in when needed
	 */
	if (bus->self) {
		pr_debug("IO mapping for PCI-PCI bridge %s\n",
			 pci_name(bus->self));
		pr_debug("  virt=0x%016llx...0x%016llx\n",
			 bus->resource[0]->start + _IO_BASE,
			 bus->resource[0]->end + _IO_BASE);
		return 0;
	}

	/* Get the host bridge */
	hose = pci_bus_to_host(bus);
	phys_page = _ALIGN_DOWN(hose->io_base_phys, PAGE_SIZE);
	size_page = _ALIGN_UP(hose->pci_io_size, PAGE_SIZE);

	/* Make sure IO area address is clear */
	hose->io_base_alloc = NULL;

	/* If there's no IO to map on that bus, get away too */
	if (hose->pci_io_size == 0 || hose->io_base_phys == 0)
		return 0;

	/* Let's allocate some IO space for that guy. We don't pass
	 * VM_IOREMAP because we don't care about alignment tricks that
	 * the core does in that case. Maybe we should due to stupid card
	 * with incomplete address decoding but I'd rather not deal with
	 * those outside of the reserved 64K legacy region.
	 */
	area = __get_vm_area(size_page, 0, PHB_IO_BASE, PHB_IO_END);
	if (area == NULL)
		return -ENOMEM;
	hose->io_base_alloc = area->addr;
	hose->io_base_virt = (void __iomem *)(area->addr +
					      hose->io_base_phys - phys_page);

	pr_debug("IO mapping for PHB %s\n", hose->dn->full_name);
	pr_debug("  phys=0x%016llx, virt=0x%p (alloc=0x%p)\n",
		 hose->io_base_phys, hose->io_base_virt, hose->io_base_alloc);
	pr_debug("  size=0x%016lx (alloc=0x%016lx)\n",
		 hose->pci_io_size, size_page);

	/* Establish the mapping */
	if (__ioremap_at(phys_page, area->addr, size_page,
			 _PAGE_NO_CACHE | _PAGE_GUARDED) == NULL)
		return -ENOMEM;

	/* Fixup hose IO resource */
	io_virt_offset = (unsigned long)hose->io_base_virt - _IO_BASE;
	hose->io_resource.start += io_virt_offset;
	hose->io_resource.end += io_virt_offset;

	pr_debug("  hose->io_resource=0x%016llx...0x%016llx\n",
		 hose->io_resource.start, hose->io_resource.end);

	return 0;
}
EXPORT_SYMBOL_GPL(pcibios_map_io_space);

#define IOBASE_BRIDGE_NUMBER	0
#define IOBASE_MEMORY		1
#define IOBASE_IO		2
#define IOBASE_ISA_IO		3
#define IOBASE_ISA_MEM		4

long sys_pciconfig_iobase(long which, unsigned long in_bus,
			  unsigned long in_devfn)
{
	struct pci_controller* hose;
	struct list_head *ln;
	struct pci_bus *bus = NULL;
	struct device_node *hose_node;

	/* Argh ! Please forgive me for that hack, but that's the
	 * simplest way to get existing XFree to not lockup on some
	 * G5 machines... So when something asks for bus 0 io base
	 * (bus 0 is HT root), we return the AGP one instead.
	 */
	if (in_bus == 0 && machine_is_compatible("MacRISC4")) {
		struct device_node *agp;

		agp = of_find_compatible_node(NULL, NULL, "u3-agp");
		if (agp)
			in_bus = 0xf0;
		of_node_put(agp);
	}

	/* That syscall isn't quite compatible with PCI domains, but it's
	 * used on pre-domains setup. We return the first match
	 */

	for (ln = pci_root_buses.next; ln != &pci_root_buses; ln = ln->next) {
		bus = pci_bus_b(ln);
		if (in_bus >= bus->number && in_bus <= bus->subordinate)
			break;
		bus = NULL;
	}
	if (bus == NULL || bus->sysdata == NULL)
		return -ENODEV;

	hose_node = (struct device_node *)bus->sysdata;
	hose = PCI_DN(hose_node)->phb;

	switch (which) {
	case IOBASE_BRIDGE_NUMBER:
		return (long)hose->first_busno;
	case IOBASE_MEMORY:
		return (long)hose->pci_mem_offset;
	case IOBASE_IO:
		return (long)hose->io_base_phys;
	case IOBASE_ISA_IO:
		return (long)isa_io_base;
	case IOBASE_ISA_MEM:
		return -EINVAL;
	}

	return -EOPNOTSUPP;
}

#ifdef CONFIG_NUMA
int pcibus_to_node(struct pci_bus *bus)
{
	struct pci_controller *phb = pci_bus_to_host(bus);
	return phb->node;
}
EXPORT_SYMBOL(pcibus_to_node);
#endif
Commit	Line	Data
1da177e4 LT	1	/*
	2	* Port for PPC64 David Engebretsen, IBM Corp.
	3	* Contains common pci routines for ppc64 platform, pSeries and iSeries brands.
	4	*
	5	* Copyright (C) 2003 Anton Blanchard <anton@au.ibm.com>, IBM
	6	* Rework, based on alpha PCI code.
	7	*
	8	* This program is free software; you can redistribute it and/or
	9	* modify it under the terms of the GNU General Public License
	10	* as published by the Free Software Foundation; either version
	11	* 2 of the License, or (at your option) any later version.
	12	*/
	13
	14	#undef DEBUG
	15
1da177e4 LT	16	#include <linux/kernel.h>
	17	#include <linux/pci.h>
	18	#include <linux/string.h>
	19	#include <linux/init.h>
	20	#include <linux/bootmem.h>
	21	#include <linux/mm.h>
	22	#include <linux/list.h>
b2ad7b5e	23	#include <linux/syscalls.h>
6e99e458	24	#include <linux/irq.h>
3d5134ee	25	#include <linux/vmalloc.h>
1da177e4 LT	26
	27	#include <asm/processor.h>
	28	#include <asm/io.h>
	29	#include <asm/prom.h>
	30	#include <asm/pci-bridge.h>
	31	#include <asm/byteorder.h>
1da177e4	32	#include <asm/machdep.h>
d387899f	33	#include <asm/ppc-pci.h>
1da177e4	34
1da177e4	35	unsigned long pci_probe_only = 1;
1da177e4	36
1da177e4 LT	37	/* pci_io_base -- the base address from which io bars are offsets.
	38	* This is the lowest I/O base address (so bar values are always positive),
	39	* and it must be the start of ISA space if an ISA bus exists because
3d5134ee BH	40	* ISA drivers use hard coded offsets. If no ISA bus exists nothing
3d5134ee BH	41	* is mapped on the first 64K of IO space
1da177e4	42	*/
3d5134ee	43	unsigned long pci_io_base = ISA_IO_BASE;
1da177e4 LT	44	EXPORT_SYMBOL(pci_io_base);
1da177e4 LT	45
1da177e4 LT	46	static void fixup_broken_pcnet32(struct pci_dev* dev)
	47	{
	48	if ((dev->class>>8 == PCI_CLASS_NETWORK_ETHERNET)) {
	49	dev->vendor = PCI_VENDOR_ID_AMD;
	50	pci_write_config_word(dev, PCI_VENDOR_ID, PCI_VENDOR_ID_AMD);
1da177e4 LT	51	}
	52	}
	53	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_TRIDENT, PCI_ANY_ID, fixup_broken_pcnet32);
	54
1da177e4	55
4267292b PM	56	static u32 get_int_prop(struct device_node np, const char name, u32 def)
4267292b PM	57	{
a7f67bdf	58	const u32 *prop;
4267292b PM	59	int len;
4267292b PM	60
e2eb6392	61	prop = of_get_property(np, name, &len);
4267292b PM	62	if (prop && len >= 4)
	63	return *prop;
	64	return def;
	65	}
	66
	67	static unsigned int pci_parse_of_flags(u32 addr0)
	68	{
	69	unsigned int flags = 0;
	70
	71	if (addr0 & 0x02000000) {
d79e743e PM	72	flags = IORESOURCE_MEM \| PCI_BASE_ADDRESS_SPACE_MEMORY;
	73	flags \|= (addr0 >> 22) & PCI_BASE_ADDRESS_MEM_TYPE_64;
	74	flags \|= (addr0 >> 28) & PCI_BASE_ADDRESS_MEM_TYPE_1M;
4267292b	75	if (addr0 & 0x40000000)
d79e743e PM	76	flags \|= IORESOURCE_PREFETCH
d79e743e PM	77	\| PCI_BASE_ADDRESS_MEM_PREFETCH;
4267292b	78	} else if (addr0 & 0x01000000)
d79e743e	79	flags = IORESOURCE_IO \| PCI_BASE_ADDRESS_SPACE_IO;
4267292b PM	80	return flags;
	81	}
	82
4267292b PM	83
	84	static void pci_parse_of_addrs(struct device_node node, struct pci_dev dev)
	85	{
	86	u64 base, size;
	87	unsigned int flags;
	88	struct resource *res;
a7f67bdf JK	89	const u32 *addrs;
a7f67bdf JK	90	u32 i;
4267292b PM	91	int proplen;
4267292b PM	92
e2eb6392	93	addrs = of_get_property(node, "assigned-addresses", &proplen);
4267292b PM	94	if (!addrs)
4267292b PM	95	return;
b0494bc8	96	pr_debug(" parse addresses (%d bytes) @ %p\n", proplen, addrs);
4267292b PM	97	for (; proplen >= 20; proplen -= 20, addrs += 5) {
	98	flags = pci_parse_of_flags(addrs[0]);
	99	if (!flags)
	100	continue;
327e22df JL	101	base = of_read_number(&addrs[1], 2);
327e22df JL	102	size = of_read_number(&addrs[3], 2);
4267292b PM	103	if (!size)
	104	continue;
	105	i = addrs[0] & 0xff;
b0494bc8 BH	106	pr_debug(" base: %llx, size: %llx, i: %x\n",
	107	(unsigned long long)base,
	108	(unsigned long long)size, i);
1beb6a7d	109
4267292b PM	110	if (PCI_BASE_ADDRESS_0 <= i && i <= PCI_BASE_ADDRESS_5) {
	111	res = &dev->resource[(i - PCI_BASE_ADDRESS_0) >> 2];
	112	} else if (i == dev->rom_base_reg) {
	113	res = &dev->resource[PCI_ROM_RESOURCE];
	114	flags \|= IORESOURCE_READONLY \| IORESOURCE_CACHEABLE;
	115	} else {
	116	printk(KERN_ERR "PCI: bad cfg reg num 0x%x\n", i);
	117	continue;
	118	}
	119	res->start = base;
	120	res->end = base + size - 1;
	121	res->flags = flags;
	122	res->name = pci_name(dev);
4267292b PM	123	}
	124	}
	125
ead83717 JR	126	struct pci_dev of_create_pci_dev(struct device_node node,
ead83717 JR	127	struct pci_bus *bus, int devfn)
4267292b PM	128	{
	129	struct pci_dev *dev;
	130	const char *type;
	131
bab41e9b	132	dev = alloc_pci_dev();
4267292b PM	133	if (!dev)
4267292b PM	134	return NULL;
e2eb6392	135	type = of_get_property(node, "device_type", NULL);
4267292b PM	136	if (type == NULL)
	137	type = "";
	138
b0494bc8	139	pr_debug(" create device, devfn: %x, type: %s\n", devfn, type);
1beb6a7d	140
4267292b PM	141	dev->bus = bus;
	142	dev->sysdata = node;
	143	dev->dev.parent = bus->bridge;
	144	dev->dev.bus = &pci_bus_type;
	145	dev->devfn = devfn;
	146	dev->multifunction = 0; /* maybe a lie? */
	147
	148	dev->vendor = get_int_prop(node, "vendor-id", 0xffff);
	149	dev->device = get_int_prop(node, "device-id", 0xffff);
	150	dev->subsystem_vendor = get_int_prop(node, "subsystem-vendor-id", 0);
	151	dev->subsystem_device = get_int_prop(node, "subsystem-id", 0);
	152
9d17a5c6	153	dev->cfg_size = pci_cfg_space_size(dev);
4267292b	154
420b5eea	155	dev_set_name(&dev->dev, "%04x:%02x:%02x.%d", pci_domain_nr(bus),
4267292b PM	156	dev->bus->number, PCI_SLOT(devfn), PCI_FUNC(devfn));
4267292b PM	157	dev->class = get_int_prop(node, "class-code", 0);
b8a3a521	158	dev->revision = get_int_prop(node, "revision-id", 0);
4267292b	159
b0494bc8 BH	160	pr_debug(" class: 0x%x\n", dev->class);
b0494bc8 BH	161	pr_debug(" revision: 0x%x\n", dev->revision);
1beb6a7d	162
4267292b	163	dev->current_state = 4; /* unknown power state */
bb63ab13	164	dev->error_state = pci_channel_io_normal;
8f2ea1fd	165	dev->dma_mask = 0xffffffff;
4267292b	166
bb53bb3d	167	if (!strcmp(type, "pci") \|\| !strcmp(type, "pciex")) {
4267292b PM	168	/* a PCI-PCI bridge */
	169	dev->hdr_type = PCI_HEADER_TYPE_BRIDGE;
	170	dev->rom_base_reg = PCI_ROM_ADDRESS1;
	171	} else if (!strcmp(type, "cardbus")) {
	172	dev->hdr_type = PCI_HEADER_TYPE_CARDBUS;
	173	} else {
	174	dev->hdr_type = PCI_HEADER_TYPE_NORMAL;
	175	dev->rom_base_reg = PCI_ROM_ADDRESS;
0ebfff14	176	/* Maybe do a default OF mapping here */
4267292b	177	dev->irq = NO_IRQ;
4267292b PM	178	}
	179
	180	pci_parse_of_addrs(node, dev);
	181
b0494bc8	182	pr_debug(" adding to system ...\n");
1beb6a7d	183
4267292b PM	184	pci_device_add(dev, bus);
4267292b PM	185
4267292b PM	186	return dev;
4267292b PM	187	}
ead83717	188	EXPORT_SYMBOL(of_create_pci_dev);
4267292b	189
8b8da358 BH	190	static void __devinit __of_scan_bus(struct device_node *node,
8b8da358 BH	191	struct pci_bus *bus, int rescan_existing)
4267292b	192	{
85e99b9f	193	struct device_node *child;
a7f67bdf	194	const u32 *reg;
4267292b PM	195	int reglen, devfn;
	196	struct pci_dev *dev;
	197
b0494bc8 BH	198	pr_debug("of_scan_bus(%s) bus no %d... \n",
b0494bc8 BH	199	node->full_name, bus->number);
1beb6a7d	200
bf5e2ba2	201	/* Scan direct children */
85e99b9f	202	for_each_child_of_node(node, child) {
b0494bc8	203	pr_debug(" * %s\n", child->full_name);
e2eb6392	204	reg = of_get_property(child, "reg", &reglen);
4267292b PM	205	if (reg == NULL \|\| reglen < 20)
	206	continue;
	207	devfn = (reg[0] >> 8) & 0xff;
1beb6a7d	208
4267292b PM	209	/* create a new pci_dev for this device */
	210	dev = of_create_pci_dev(child, bus, devfn);
	211	if (!dev)
	212	continue;
b0494bc8	213	pr_debug(" dev header type: %x\n", dev->hdr_type);
bf5e2ba2 BH	214	}
bf5e2ba2 BH	215
8b8da358 BH	216	/* Apply all fixups necessary. We don't fixup the bus "self"
	217	* for an existing bridge that is being rescanned
	218	*/
	219	if (!rescan_existing)
	220	pcibios_setup_bus_self(bus);
	221	pcibios_setup_bus_devices(bus);
1beb6a7d	222
bf5e2ba2 BH	223	/* Now scan child busses */
bf5e2ba2 BH	224	list_for_each_entry(dev, &bus->devices, bus_list) {
4267292b	225	if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE \|\|
bf5e2ba2 BH	226	dev->hdr_type == PCI_HEADER_TYPE_CARDBUS) {
	227	struct device_node *child = pci_device_to_OF_node(dev);
	228	if (dev)
	229	of_scan_pci_bridge(child, dev);
	230	}
4267292b	231	}
4267292b	232	}
8b8da358 BH	233
	234	void __devinit of_scan_bus(struct device_node *node,
	235	struct pci_bus *bus)
	236	{
	237	__of_scan_bus(node, bus, 0);
	238	}
	239	EXPORT_SYMBOL_GPL(of_scan_bus);
	240
	241	void __devinit of_rescan_bus(struct device_node *node,
	242	struct pci_bus *bus)
	243	{
	244	__of_scan_bus(node, bus, 1);
	245	}
	246	EXPORT_SYMBOL_GPL(of_rescan_bus);
4267292b	247
ead83717	248	void __devinit of_scan_pci_bridge(struct device_node *node,
bf5e2ba2	249	struct pci_dev *dev)
4267292b PM	250	{
4267292b PM	251	struct pci_bus *bus;
a7f67bdf	252	const u32 busrange, ranges;
4267292b PM	253	int len, i, mode;
	254	struct resource *res;
	255	unsigned int flags;
	256	u64 size;
	257
b0494bc8	258	pr_debug("of_scan_pci_bridge(%s)\n", node->full_name);
1beb6a7d	259
4267292b	260	/* parse bus-range property */
e2eb6392	261	busrange = of_get_property(node, "bus-range", &len);
4267292b	262	if (busrange == NULL \|\| len != 8) {
1beb6a7d	263	printk(KERN_DEBUG "Can't get bus-range for PCI-PCI bridge %s\n",
4267292b PM	264	node->full_name);
	265	return;
	266	}
e2eb6392	267	ranges = of_get_property(node, "ranges", &len);
4267292b	268	if (ranges == NULL) {
1beb6a7d	269	printk(KERN_DEBUG "Can't get ranges for PCI-PCI bridge %s\n",
4267292b PM	270	node->full_name);
	271	return;
	272	}
	273
	274	bus = pci_add_new_bus(dev->bus, dev, busrange[0]);
	275	if (!bus) {
	276	printk(KERN_ERR "Failed to create pci bus for %s\n",
	277	node->full_name);
	278	return;
	279	}
	280
	281	bus->primary = dev->bus->number;
	282	bus->subordinate = busrange[1];
	283	bus->bridge_ctl = 0;
	284	bus->sysdata = node;
	285
	286	/* parse ranges property */
	287	/* PCI #address-cells == 3 and #size-cells == 2 always */
	288	res = &dev->resource[PCI_BRIDGE_RESOURCES];
	289	for (i = 0; i < PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES; ++i) {
	290	res->flags = 0;
	291	bus->resource[i] = res;
	292	++res;
	293	}
	294	i = 1;
	295	for (; len >= 32; len -= 32, ranges += 8) {
	296	flags = pci_parse_of_flags(ranges[0]);
327e22df	297	size = of_read_number(&ranges[6], 2);
4267292b PM	298	if (flags == 0 \|\| size == 0)
	299	continue;
	300	if (flags & IORESOURCE_IO) {
	301	res = bus->resource[0];
	302	if (res->flags) {
	303	printk(KERN_ERR "PCI: ignoring extra I/O range"
	304	" for bridge %s\n", node->full_name);
	305	continue;
	306	}
	307	} else {
	308	if (i >= PCI_NUM_RESOURCES - PCI_BRIDGE_RESOURCES) {
	309	printk(KERN_ERR "PCI: too many memory ranges"
	310	" for bridge %s\n", node->full_name);
	311	continue;
	312	}
	313	res = bus->resource[i];
	314	++i;
	315	}
327e22df	316	res->start = of_read_number(&ranges[1], 2);
4267292b PM	317	res->end = res->start + size - 1;
4267292b PM	318	res->flags = flags;
4267292b PM	319	}
	320	sprintf(bus->name, "PCI Bus %04x:%02x", pci_domain_nr(bus),
	321	bus->number);
b0494bc8	322	pr_debug(" bus name: %s\n", bus->name);
4267292b PM	323
	324	mode = PCI_PROBE_NORMAL;
	325	if (ppc_md.pci_probe_mode)
	326	mode = ppc_md.pci_probe_mode(bus);
b0494bc8	327	pr_debug(" probe mode: %d\n", mode);
1beb6a7d	328
4267292b PM	329	if (mode == PCI_PROBE_DEVTREE)
	330	of_scan_bus(node, bus);
	331	else if (mode == PCI_PROBE_NORMAL)
	332	pci_scan_child_bus(bus);
	333	}
ead83717	334	EXPORT_SYMBOL(of_scan_pci_bridge);
4267292b	335
ead83717	336	void __devinit scan_phb(struct pci_controller *hose)
4267292b PM	337	{
4267292b PM	338	struct pci_bus *bus;
44ef3390	339	struct device_node *node = hose->dn;
53280323	340	int mode;
4267292b	341
b0494bc8 BH	342	pr_debug("PCI: Scanning PHB %s\n",
b0494bc8 BH	343	node ? node->full_name : "<NO NAME>");
1beb6a7d	344
3fd94c6b	345	/* Create an empty bus for the toplevel */
803d4573	346	bus = pci_create_bus(hose->parent, hose->first_busno, hose->ops, node);
4267292b PM	347	if (bus == NULL) {
	348	printk(KERN_ERR "Failed to create bus for PCI domain %04x\n",
	349	hose->global_number);
	350	return;
	351	}
	352	bus->secondary = hose->first_busno;
	353	hose->bus = bus;
	354
3fd94c6b	355	/* Get some IO space for the new PHB */
9ccc4fd2	356	pcibios_map_io_space(bus);
3d5134ee	357
3fd94c6b	358	/* Wire up PHB bus resources */
53280323	359	pcibios_setup_phb_resources(hose);
4267292b	360
3fd94c6b	361	/* Get probe mode and perform scan */
4267292b	362	mode = PCI_PROBE_NORMAL;
1beb6a7d	363	if (node && ppc_md.pci_probe_mode)
4267292b	364	mode = ppc_md.pci_probe_mode(bus);
b0494bc8	365	pr_debug(" probe mode: %d\n", mode);
4267292b PM	366	if (mode == PCI_PROBE_DEVTREE) {
	367	bus->subordinate = hose->last_busno;
	368	of_scan_bus(node, bus);
	369	}
99a565ba	370
4267292b PM	371	if (mode == PCI_PROBE_NORMAL)
4267292b PM	372	hose->last_busno = bus->subordinate = pci_scan_child_bus(bus);
4267292b PM	373	}
4267292b PM	374
1da177e4 LT	375	static int __init pcibios_init(void)
	376	{
	377	struct pci_controller hose, tmp;
1da177e4	378
3fd94c6b BH	379	printk(KERN_INFO "PCI: Probing PCI hardware\n");
3fd94c6b BH	380
53280323	381	/* For now, override phys_mem_access_prot. If we need it,g
1da177e4 LT	382	* later, we may move that initialization to each ppc_md
	383	*/
	384	ppc_md.phys_mem_access_prot = pci_phys_mem_access_prot;
	385
3fd94c6b BH	386	if (pci_probe_only)
3fd94c6b BH	387	ppc_pci_flags \|= PPC_PCI_PROBE_ONLY;
1da177e4	388
1fd0f525 BH	389	/* On ppc64, we always enable PCI domains and we keep domain 0
	390	* backward compatible in /proc for video cards
	391	*/
	392	ppc_pci_flags \|= PPC_PCI_ENABLE_PROC_DOMAINS \| PPC_PCI_COMPAT_DOMAIN_0;
	393
1da177e4	394	/* Scan all of the recorded PCI controllers. */
92eb4602	395	list_for_each_entry_safe(hose, tmp, &hose_list, list_node) {
4267292b	396	scan_phb(hose);
92eb4602 JR	397	pci_bus_add_devices(hose->bus);
92eb4602 JR	398	}
1da177e4	399
3fd94c6b BH	400	/* Call common code to handle resource allocation */
3fd94c6b BH	401	pcibios_resource_survey();
1da177e4	402
e884e9c5	403	printk(KERN_DEBUG "PCI: Probing PCI hardware done\n");
1da177e4 LT	404
	405	return 0;
	406	}
	407
	408	subsys_initcall(pcibios_init);
	409
3d5134ee BH	410	#ifdef CONFIG_HOTPLUG
	411
	412	int pcibios_unmap_io_space(struct pci_bus *bus)
1da177e4	413	{
3d5134ee	414	struct pci_controller *hose;
1da177e4	415
3d5134ee	416	WARN_ON(bus == NULL);
de821204	417
3d5134ee BH	418	/* If this is not a PHB, we only flush the hash table over
	419	* the area mapped by this bridge. We don't play with the PTE
	420	* mappings since we might have to deal with sub-page alignemnts
	421	* so flushing the hash table is the only sane way to make sure
	422	* that no hash entries are covering that removed bridge area
	423	* while still allowing other busses overlapping those pages
	424	*/
	425	if (bus->self) {
	426	struct resource *res = bus->resource[0];
1da177e4	427
b0494bc8 BH	428	pr_debug("IO unmapping for PCI-PCI bridge %s\n",
b0494bc8 BH	429	pci_name(bus->self));
de821204	430
3d5134ee	431	__flush_hash_table_range(&init_mm, res->start + _IO_BASE,
b30115ea	432	res->end + _IO_BASE + 1);
3d5134ee BH	433	return 0;
3d5134ee BH	434	}
1da177e4	435
3d5134ee BH	436	/* Get the host bridge */
3d5134ee BH	437	hose = pci_bus_to_host(bus);
1da177e4	438
3d5134ee BH	439	/* Check if we have IOs allocated */
	440	if (hose->io_base_alloc == 0)
	441	return 0;
de821204	442
b0494bc8 BH	443	pr_debug("IO unmapping for PHB %s\n", hose->dn->full_name);
b0494bc8 BH	444	pr_debug(" alloc=0x%p\n", hose->io_base_alloc);
1da177e4	445
3d5134ee BH	446	/* This is a PHB, we fully unmap the IO area */
3d5134ee BH	447	vunmap(hose->io_base_alloc);
1da177e4	448
3d5134ee	449	return 0;
1da177e4	450	}
3d5134ee	451	EXPORT_SYMBOL_GPL(pcibios_unmap_io_space);
1da177e4	452
3d5134ee	453	#endif /* CONFIG_HOTPLUG */
1da177e4	454
3d5134ee	455	int __devinit pcibios_map_io_space(struct pci_bus *bus)
1da177e4	456	{
3d5134ee BH	457	struct vm_struct *area;
	458	unsigned long phys_page;
	459	unsigned long size_page;
	460	unsigned long io_virt_offset;
	461	struct pci_controller *hose;
de821204	462
3d5134ee	463	WARN_ON(bus == NULL);
31e92e0a	464
3d5134ee BH	465	/* If this not a PHB, nothing to do, page tables still exist and
	466	* thus HPTEs will be faulted in when needed
	467	*/
	468	if (bus->self) {
b0494bc8 BH	469	pr_debug("IO mapping for PCI-PCI bridge %s\n",
b0494bc8 BH	470	pci_name(bus->self));
9477e455	471	pr_debug(" virt=0x%016llx...0x%016llx\n",
b0494bc8 BH	472	bus->resource[0]->start + _IO_BASE,
b0494bc8 BH	473	bus->resource[0]->end + _IO_BASE);
3d5134ee	474	return 0;
1da177e4 LT	475	}
1da177e4 LT	476
3d5134ee BH	477	/* Get the host bridge */
	478	hose = pci_bus_to_host(bus);
	479	phys_page = _ALIGN_DOWN(hose->io_base_phys, PAGE_SIZE);
	480	size_page = _ALIGN_UP(hose->pci_io_size, PAGE_SIZE);
1da177e4	481
3d5134ee BH	482	/* Make sure IO area address is clear */
3d5134ee BH	483	hose->io_base_alloc = NULL;
1da177e4	484
3d5134ee BH	485	/* If there's no IO to map on that bus, get away too */
	486	if (hose->pci_io_size == 0 \|\| hose->io_base_phys == 0)
	487	return 0;
1da177e4	488
3d5134ee BH	489	/* Let's allocate some IO space for that guy. We don't pass
	490	* VM_IOREMAP because we don't care about alignment tricks that
	491	* the core does in that case. Maybe we should due to stupid card
	492	* with incomplete address decoding but I'd rather not deal with
	493	* those outside of the reserved 64K legacy region.
	494	*/
	495	area = __get_vm_area(size_page, 0, PHB_IO_BASE, PHB_IO_END);
	496	if (area == NULL)
	497	return -ENOMEM;
	498	hose->io_base_alloc = area->addr;
	499	hose->io_base_virt = (void __iomem *)(area->addr +
	500	hose->io_base_phys - phys_page);
	501
b0494bc8	502	pr_debug("IO mapping for PHB %s\n", hose->dn->full_name);
9477e455	503	pr_debug(" phys=0x%016llx, virt=0x%p (alloc=0x%p)\n",
b0494bc8 BH	504	hose->io_base_phys, hose->io_base_virt, hose->io_base_alloc);
	505	pr_debug(" size=0x%016lx (alloc=0x%016lx)\n",
	506	hose->pci_io_size, size_page);
3d5134ee BH	507
	508	/* Establish the mapping */
	509	if (__ioremap_at(phys_page, area->addr, size_page,
	510	_PAGE_NO_CACHE \| _PAGE_GUARDED) == NULL)
	511	return -ENOMEM;
	512
	513	/* Fixup hose IO resource */
	514	io_virt_offset = (unsigned long)hose->io_base_virt - _IO_BASE;
	515	hose->io_resource.start += io_virt_offset;
	516	hose->io_resource.end += io_virt_offset;
	517
9477e455	518	pr_debug(" hose->io_resource=0x%016llx...0x%016llx\n",
b0494bc8	519	hose->io_resource.start, hose->io_resource.end);
1da177e4 LT	520
	521	return 0;
	522	}
3d5134ee	523	EXPORT_SYMBOL_GPL(pcibios_map_io_space);
1da177e4	524
b2ad7b5e PM	525	#define IOBASE_BRIDGE_NUMBER 0
	526	#define IOBASE_MEMORY 1
	527	#define IOBASE_IO 2
	528	#define IOBASE_ISA_IO 3
	529	#define IOBASE_ISA_MEM 4
	530
	531	long sys_pciconfig_iobase(long which, unsigned long in_bus,
	532	unsigned long in_devfn)
	533	{
	534	struct pci_controller* hose;
	535	struct list_head *ln;
	536	struct pci_bus *bus = NULL;
	537	struct device_node *hose_node;
	538
	539	/* Argh ! Please forgive me for that hack, but that's the
	540	* simplest way to get existing XFree to not lockup on some
	541	* G5 machines... So when something asks for bus 0 io base
	542	* (bus 0 is HT root), we return the AGP one instead.
	543	*/
16124f10 PM	544	if (in_bus == 0 && machine_is_compatible("MacRISC4")) {
	545	struct device_node *agp;
	546
	547	agp = of_find_compatible_node(NULL, NULL, "u3-agp");
	548	if (agp)
b2ad7b5e	549	in_bus = 0xf0;
16124f10 PM	550	of_node_put(agp);
16124f10 PM	551	}
b2ad7b5e PM	552
	553	/* That syscall isn't quite compatible with PCI domains, but it's
	554	* used on pre-domains setup. We return the first match
	555	*/
	556
	557	for (ln = pci_root_buses.next; ln != &pci_root_buses; ln = ln->next) {
	558	bus = pci_bus_b(ln);
545da94f	559	if (in_bus >= bus->number && in_bus <= bus->subordinate)
b2ad7b5e PM	560	break;
	561	bus = NULL;
	562	}
	563	if (bus == NULL \|\| bus->sysdata == NULL)
	564	return -ENODEV;
	565
	566	hose_node = (struct device_node *)bus->sysdata;
	567	hose = PCI_DN(hose_node)->phb;
	568
	569	switch (which) {
	570	case IOBASE_BRIDGE_NUMBER:
	571	return (long)hose->first_busno;
	572	case IOBASE_MEMORY:
	573	return (long)hose->pci_mem_offset;
	574	case IOBASE_IO:
	575	return (long)hose->io_base_phys;
	576	case IOBASE_ISA_IO:
	577	return (long)isa_io_base;
	578	case IOBASE_ISA_MEM:
	579	return -EINVAL;
	580	}
	581
	582	return -EOPNOTSUPP;
	583	}
357518fa AB	584
	585	#ifdef CONFIG_NUMA
	586	int pcibus_to_node(struct pci_bus *bus)
	587	{
	588	struct pci_controller *phb = pci_bus_to_host(bus);
	589	return phb->node;
	590	}
	591	EXPORT_SYMBOL(pcibus_to_node);
	592	#endif