Merge branch 'merge' of git://git.kernel.org/pub/scm/linux/kernel/git/jk/spufs into...
[deliverable/linux.git] / arch / powerpc / kernel / setup_64.c
CommitLineData
40ef8cbc
PM
1/*
2 *
3 * Common boot and setup code.
4 *
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
12
13#undef DEBUG
14
40ef8cbc
PM
15#include <linux/module.h>
16#include <linux/string.h>
17#include <linux/sched.h>
18#include <linux/init.h>
19#include <linux/kernel.h>
20#include <linux/reboot.h>
21#include <linux/delay.h>
22#include <linux/initrd.h>
40ef8cbc
PM
23#include <linux/seq_file.h>
24#include <linux/ioport.h>
25#include <linux/console.h>
26#include <linux/utsname.h>
27#include <linux/tty.h>
28#include <linux/root_dev.h>
29#include <linux/notifier.h>
30#include <linux/cpu.h>
31#include <linux/unistd.h>
32#include <linux/serial.h>
33#include <linux/serial_8250.h>
7a0268fa 34#include <linux/bootmem.h>
12d04eef 35#include <linux/pci.h>
945feb17 36#include <linux/lockdep.h>
d9b2b2a2 37#include <linux/lmb.h>
40ef8cbc 38#include <asm/io.h>
0cc4746c 39#include <asm/kdump.h>
40ef8cbc
PM
40#include <asm/prom.h>
41#include <asm/processor.h>
42#include <asm/pgtable.h>
40ef8cbc
PM
43#include <asm/smp.h>
44#include <asm/elf.h>
45#include <asm/machdep.h>
46#include <asm/paca.h>
40ef8cbc
PM
47#include <asm/time.h>
48#include <asm/cputable.h>
49#include <asm/sections.h>
50#include <asm/btext.h>
51#include <asm/nvram.h>
52#include <asm/setup.h>
53#include <asm/system.h>
54#include <asm/rtas.h>
55#include <asm/iommu.h>
56#include <asm/serial.h>
57#include <asm/cache.h>
58#include <asm/page.h>
59#include <asm/mmu.h>
40ef8cbc 60#include <asm/firmware.h>
f78541dc 61#include <asm/xmon.h>
dcad47fc 62#include <asm/udbg.h>
593e537b 63#include <asm/kexec.h>
40ef8cbc 64
66ba135c
SR
65#include "setup.h"
66
40ef8cbc
PM
67#ifdef DEBUG
68#define DBG(fmt...) udbg_printf(fmt)
69#else
70#define DBG(fmt...)
71#endif
72
40ef8cbc
PM
73int have_of = 1;
74int boot_cpuid = 0;
40ef8cbc
PM
75u64 ppc64_pft_size;
76
dabcafd3
OJ
77/* Pick defaults since we might want to patch instructions
78 * before we've read this from the device tree.
79 */
80struct ppc64_caches ppc64_caches = {
5a2fe38d
OJ
81 .dline_size = 0x40,
82 .log_dline_size = 6,
83 .iline_size = 0x40,
84 .log_iline_size = 6
dabcafd3 85};
40ef8cbc
PM
86EXPORT_SYMBOL_GPL(ppc64_caches);
87
88/*
89 * These are used in binfmt_elf.c to put aux entries on the stack
90 * for each elf executable being started.
91 */
92int dcache_bsize;
93int icache_bsize;
94int ucache_bsize;
95
40ef8cbc
PM
96#ifdef CONFIG_SMP
97
98static int smt_enabled_cmdline;
99
100/* Look for ibm,smt-enabled OF option */
101static void check_smt_enabled(void)
102{
103 struct device_node *dn;
a7f67bdf 104 const char *smt_option;
40ef8cbc
PM
105
106 /* Allow the command line to overrule the OF option */
107 if (smt_enabled_cmdline)
108 return;
109
110 dn = of_find_node_by_path("/options");
111
112 if (dn) {
e2eb6392 113 smt_option = of_get_property(dn, "ibm,smt-enabled", NULL);
40ef8cbc
PM
114
115 if (smt_option) {
116 if (!strcmp(smt_option, "on"))
117 smt_enabled_at_boot = 1;
118 else if (!strcmp(smt_option, "off"))
119 smt_enabled_at_boot = 0;
120 }
121 }
122}
123
124/* Look for smt-enabled= cmdline option */
125static int __init early_smt_enabled(char *p)
126{
127 smt_enabled_cmdline = 1;
128
129 if (!p)
130 return 0;
131
132 if (!strcmp(p, "on") || !strcmp(p, "1"))
133 smt_enabled_at_boot = 1;
134 else if (!strcmp(p, "off") || !strcmp(p, "0"))
135 smt_enabled_at_boot = 0;
136
137 return 0;
138}
139early_param("smt-enabled", early_smt_enabled);
140
5ad57078
PM
141#else
142#define check_smt_enabled()
40ef8cbc
PM
143#endif /* CONFIG_SMP */
144
4ba99b97
ME
145/* Put the paca pointer into r13 and SPRG3 */
146void __init setup_paca(int cpu)
147{
148 local_paca = &paca[cpu];
149 mtspr(SPRN_SPRG3, local_paca);
150}
151
40ef8cbc
PM
152/*
153 * Early initialization entry point. This is called by head.S
154 * with MMU translation disabled. We rely on the "feature" of
155 * the CPU that ignores the top 2 bits of the address in real
156 * mode so we can access kernel globals normally provided we
157 * only toy with things in the RMO region. From here, we do
158 * some early parsing of the device-tree to setup out LMB
159 * data structures, and allocate & initialize the hash table
160 * and segment tables so we can start running with translation
161 * enabled.
162 *
163 * It is this function which will call the probe() callback of
164 * the various platform types and copy the matching one to the
165 * global ppc_md structure. Your platform can eventually do
166 * some very early initializations from the probe() routine, but
167 * this is not recommended, be very careful as, for example, the
168 * device-tree is not accessible via normal means at this point.
169 */
170
171void __init early_setup(unsigned long dt_ptr)
172{
24d96495
BH
173 /* -------- printk is _NOT_ safe to use here ! ------- */
174
90035fe3
TB
175 /* Fill in any unititialised pacas */
176 initialise_pacas();
177
42c4aaad 178 /* Identify CPU type */
974a76f5 179 identify_cpu(0, mfspr(SPRN_PVR));
42c4aaad 180
33dbcf72
ME
181 /* Assume we're on cpu 0 for now. Don't write to the paca yet! */
182 setup_paca(0);
183
945feb17
BH
184 /* Initialize lockdep early or else spinlocks will blow */
185 lockdep_init();
186
24d96495
BH
187 /* -------- printk is now safe to use ------- */
188
f2fd2513
BH
189 /* Enable early debugging if any specified (see udbg.h) */
190 udbg_early_init();
191
e8222502 192 DBG(" -> early_setup(), dt_ptr: 0x%lx\n", dt_ptr);
40ef8cbc 193
40ef8cbc 194 /*
3c607ce2
LV
195 * Do early initialization using the flattened device
196 * tree, such as retrieving the physical memory map or
197 * calculating/retrieving the hash table size.
40ef8cbc
PM
198 */
199 early_init_devtree(__va(dt_ptr));
200
4df20460 201 /* Now we know the logical id of our boot cpu, setup the paca. */
4ba99b97 202 setup_paca(boot_cpuid);
4df20460
AB
203
204 /* Fix up paca fields required for the boot cpu */
205 get_paca()->cpu_start = 1;
206 get_paca()->stab_real = __pa((u64)&initial_stab);
207 get_paca()->stab_addr = (u64)&initial_stab;
208
e8222502
BH
209 /* Probe the machine type */
210 probe_machine();
40ef8cbc 211
47310413 212 setup_kdump_trampoline();
0cc4746c 213
40ef8cbc
PM
214 DBG("Found, Initializing memory management...\n");
215
216 /*
3c726f8d
BH
217 * Initialize the MMU Hash table and create the linear mapping
218 * of memory. Has to be done before stab/slb initialization as
219 * this is currently where the page size encoding is obtained
40ef8cbc 220 */
3c726f8d 221 htab_initialize();
40ef8cbc
PM
222
223 /*
3c726f8d 224 * Initialize stab / SLB management except on iSeries
40ef8cbc 225 */
856d08ec
SR
226 if (cpu_has_feature(CPU_FTR_SLB))
227 slb_initialize();
228 else if (!firmware_has_feature(FW_FEATURE_ISERIES))
229 stab_initialize(get_paca()->stab_real);
40ef8cbc
PM
230
231 DBG(" <- early_setup()\n");
232}
233
799d6046
PM
234#ifdef CONFIG_SMP
235void early_setup_secondary(void)
236{
237 struct paca_struct *lpaca = get_paca();
238
d04c56f7
PM
239 /* Mark interrupts enabled in PACA */
240 lpaca->soft_enabled = 0;
799d6046
PM
241
242 /* Initialize hash table for that CPU */
243 htab_initialize_secondary();
244
245 /* Initialize STAB/SLB. We use a virtual address as it works
246 * in real mode on pSeries and we want a virutal address on
247 * iSeries anyway
248 */
249 if (cpu_has_feature(CPU_FTR_SLB))
250 slb_initialize();
251 else
252 stab_initialize(lpaca->stab_addr);
253}
254
255#endif /* CONFIG_SMP */
40ef8cbc 256
b8f51021 257#if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
1f6a93e4
PM
258extern unsigned long __secondary_hold_spinloop;
259extern void generic_secondary_smp_init(void);
260
b8f51021
ME
261void smp_release_cpus(void)
262{
758438a7 263 unsigned long *ptr;
b8f51021
ME
264
265 DBG(" -> smp_release_cpus()\n");
266
267 /* All secondary cpus are spinning on a common spinloop, release them
268 * all now so they can start to spin on their individual paca
269 * spinloops. For non SMP kernels, the secondary cpus never get out
270 * of the common spinloop.
1f6a93e4 271 */
b8f51021 272
758438a7
ME
273 ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop
274 - PHYSICAL_START);
1f6a93e4 275 *ptr = __pa(generic_secondary_smp_init);
b8f51021
ME
276 mb();
277
278 DBG(" <- smp_release_cpus()\n");
279}
280#endif /* CONFIG_SMP || CONFIG_KEXEC */
281
40ef8cbc 282/*
799d6046
PM
283 * Initialize some remaining members of the ppc64_caches and systemcfg
284 * structures
40ef8cbc
PM
285 * (at least until we get rid of them completely). This is mostly some
286 * cache informations about the CPU that will be used by cache flush
287 * routines and/or provided to userland
288 */
289static void __init initialize_cache_info(void)
290{
291 struct device_node *np;
292 unsigned long num_cpus = 0;
293
294 DBG(" -> initialize_cache_info()\n");
295
296 for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) {
297 num_cpus += 1;
298
299 /* We're assuming *all* of the CPUs have the same
300 * d-cache and i-cache sizes... -Peter
301 */
302
303 if ( num_cpus == 1 ) {
a7f67bdf 304 const u32 *sizep, *lsizep;
40ef8cbc 305 u32 size, lsize;
40ef8cbc
PM
306
307 size = 0;
308 lsize = cur_cpu_spec->dcache_bsize;
e2eb6392 309 sizep = of_get_property(np, "d-cache-size", NULL);
40ef8cbc
PM
310 if (sizep != NULL)
311 size = *sizep;
20474abd
BH
312 lsizep = of_get_property(np, "d-cache-block-size", NULL);
313 /* fallback if block size missing */
314 if (lsizep == NULL)
315 lsizep = of_get_property(np, "d-cache-line-size", NULL);
40ef8cbc
PM
316 if (lsizep != NULL)
317 lsize = *lsizep;
318 if (sizep == 0 || lsizep == 0)
319 DBG("Argh, can't find dcache properties ! "
320 "sizep: %p, lsizep: %p\n", sizep, lsizep);
321
a7f290da
BH
322 ppc64_caches.dsize = size;
323 ppc64_caches.dline_size = lsize;
40ef8cbc
PM
324 ppc64_caches.log_dline_size = __ilog2(lsize);
325 ppc64_caches.dlines_per_page = PAGE_SIZE / lsize;
326
327 size = 0;
328 lsize = cur_cpu_spec->icache_bsize;
e2eb6392 329 sizep = of_get_property(np, "i-cache-size", NULL);
40ef8cbc
PM
330 if (sizep != NULL)
331 size = *sizep;
20474abd
BH
332 lsizep = of_get_property(np, "i-cache-block-size", NULL);
333 if (lsizep == NULL)
334 lsizep = of_get_property(np, "i-cache-line-size", NULL);
40ef8cbc
PM
335 if (lsizep != NULL)
336 lsize = *lsizep;
337 if (sizep == 0 || lsizep == 0)
338 DBG("Argh, can't find icache properties ! "
339 "sizep: %p, lsizep: %p\n", sizep, lsizep);
340
a7f290da
BH
341 ppc64_caches.isize = size;
342 ppc64_caches.iline_size = lsize;
40ef8cbc
PM
343 ppc64_caches.log_iline_size = __ilog2(lsize);
344 ppc64_caches.ilines_per_page = PAGE_SIZE / lsize;
345 }
346 }
347
40ef8cbc
PM
348 DBG(" <- initialize_cache_info()\n");
349}
350
40ef8cbc
PM
351
352/*
353 * Do some initial setup of the system. The parameters are those which
354 * were passed in from the bootloader.
355 */
356void __init setup_system(void)
357{
358 DBG(" -> setup_system()\n");
359
826ea8f2
TB
360 /* Apply the CPUs-specific and firmware specific fixups to kernel
361 * text (nop out sections not relevant to this CPU or this firmware)
42c4aaad 362 */
0909c8c2 363 do_feature_fixups(cur_cpu_spec->cpu_features,
42c4aaad 364 &__start___ftr_fixup, &__stop___ftr_fixup);
826ea8f2
TB
365 do_feature_fixups(powerpc_firmware_features,
366 &__start___fw_ftr_fixup, &__stop___fw_ftr_fixup);
2d1b2027
KG
367 do_lwsync_fixups(cur_cpu_spec->cpu_features,
368 &__start___lwsync_fixup, &__stop___lwsync_fixup);
42c4aaad 369
40ef8cbc
PM
370 /*
371 * Unflatten the device-tree passed by prom_init or kexec
372 */
373 unflatten_device_tree();
374
375 /*
376 * Fill the ppc64_caches & systemcfg structures with informations
0ebfff14 377 * retrieved from the device-tree.
40ef8cbc
PM
378 */
379 initialize_cache_info();
380
0ebfff14
BH
381 /*
382 * Initialize irq remapping subsystem
383 */
384 irq_early_init();
385
40ef8cbc
PM
386#ifdef CONFIG_PPC_RTAS
387 /*
388 * Initialize RTAS if available
389 */
390 rtas_initialize();
391#endif /* CONFIG_PPC_RTAS */
40ef8cbc
PM
392
393 /*
394 * Check if we have an initrd provided via the device-tree
395 */
396 check_for_initrd();
40ef8cbc
PM
397
398 /*
399 * Do some platform specific early initializations, that includes
400 * setting up the hash table pointers. It also sets up some interrupt-mapping
401 * related options that will be used by finish_device_tree()
402 */
57744ea9
GL
403 if (ppc_md.init_early)
404 ppc_md.init_early();
40ef8cbc 405
463ce0e1
BH
406 /*
407 * We can discover serial ports now since the above did setup the
408 * hash table management for us, thus ioremap works. We do that early
409 * so that further code can be debugged
410 */
463ce0e1 411 find_legacy_serial_ports();
463ce0e1 412
40ef8cbc
PM
413 /*
414 * Register early console
415 */
416 register_early_udbg_console();
40ef8cbc 417
47679283
ME
418 /*
419 * Initialize xmon
420 */
421 xmon_setup();
480f6f35 422
5ad57078
PM
423 check_smt_enabled();
424 smp_setup_cpu_maps();
40ef8cbc 425
f018b36f 426#ifdef CONFIG_SMP
40ef8cbc
PM
427 /* Release secondary cpus out of their spinloops at 0x60 now that
428 * we can map physical -> logical CPU ids
429 */
430 smp_release_cpus();
f018b36f 431#endif
40ef8cbc 432
96b644bd 433 printk("Starting Linux PPC64 %s\n", init_utsname()->version);
40ef8cbc
PM
434
435 printk("-----------------------------------------------------\n");
436 printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size);
a7f290da 437 printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size());
9697add0
AB
438 if (ppc64_caches.dline_size != 0x80)
439 printk("ppc64_caches.dcache_line_size = 0x%x\n",
440 ppc64_caches.dline_size);
441 if (ppc64_caches.iline_size != 0x80)
442 printk("ppc64_caches.icache_line_size = 0x%x\n",
443 ppc64_caches.iline_size);
444 if (htab_address)
445 printk("htab_address = 0x%p\n", htab_address);
40ef8cbc 446 printk("htab_hash_mask = 0x%lx\n", htab_hash_mask);
b160544c
MN
447 if (PHYSICAL_START > 0)
448 printk("physical_start = 0x%lx\n",
449 PHYSICAL_START);
40ef8cbc 450 printk("-----------------------------------------------------\n");
40ef8cbc 451
40ef8cbc
PM
452 DBG(" <- setup_system()\n");
453}
454
40ef8cbc
PM
455#ifdef CONFIG_IRQSTACKS
456static void __init irqstack_early_init(void)
457{
458 unsigned int i;
459
460 /*
461 * interrupt stacks must be under 256MB, we cannot afford to take
462 * SLB misses on them.
463 */
0e551954 464 for_each_possible_cpu(i) {
3c726f8d
BH
465 softirq_ctx[i] = (struct thread_info *)
466 __va(lmb_alloc_base(THREAD_SIZE,
467 THREAD_SIZE, 0x10000000));
468 hardirq_ctx[i] = (struct thread_info *)
469 __va(lmb_alloc_base(THREAD_SIZE,
470 THREAD_SIZE, 0x10000000));
40ef8cbc
PM
471 }
472}
473#else
474#define irqstack_early_init()
475#endif
476
477/*
478 * Stack space used when we detect a bad kernel stack pointer, and
479 * early in SMP boots before relocation is enabled.
480 */
481static void __init emergency_stack_init(void)
482{
483 unsigned long limit;
484 unsigned int i;
485
486 /*
487 * Emergency stacks must be under 256MB, we cannot afford to take
488 * SLB misses on them. The ABI also requires them to be 128-byte
489 * aligned.
490 *
491 * Since we use these as temporary stacks during secondary CPU
492 * bringup, we need to get at them in real mode. This means they
493 * must also be within the RMO region.
494 */
495 limit = min(0x10000000UL, lmb.rmo_size);
496
3243d874
ME
497 for_each_possible_cpu(i) {
498 unsigned long sp;
499 sp = lmb_alloc_base(THREAD_SIZE, THREAD_SIZE, limit);
500 sp += THREAD_SIZE;
501 paca[i].emergency_sp = __va(sp);
502 }
40ef8cbc
PM
503}
504
40ef8cbc
PM
505/*
506 * Called into from start_kernel, after lock_kernel has been called.
507 * Initializes bootmem, which is unsed to manage page allocation until
508 * mem_init is called.
509 */
510void __init setup_arch(char **cmdline_p)
511{
40ef8cbc
PM
512 ppc64_boot_msg(0x12, "Setup Arch");
513
514 *cmdline_p = cmd_line;
515
516 /*
517 * Set cache line size based on type of cpu as a default.
518 * Systems with OF can look in the properties on the cpu node(s)
519 * for a possibly more accurate value.
520 */
521 dcache_bsize = ppc64_caches.dline_size;
522 icache_bsize = ppc64_caches.iline_size;
523
524 /* reboot on panic */
525 panic_timeout = 180;
40ef8cbc
PM
526
527 if (ppc_md.panic)
7e990266 528 setup_panic();
40ef8cbc 529
4846c5de 530 init_mm.start_code = (unsigned long)_stext;
40ef8cbc
PM
531 init_mm.end_code = (unsigned long) _etext;
532 init_mm.end_data = (unsigned long) _edata;
533 init_mm.brk = klimit;
534
535 irqstack_early_init();
536 emergency_stack_init();
537
40ef8cbc
PM
538 stabs_alloc();
539
540 /* set up the bootmem stuff with available memory */
541 do_init_bootmem();
542 sparse_init();
543
0458060c
PM
544#ifdef CONFIG_DUMMY_CONSOLE
545 conswitchp = &dummy_con;
546#endif
547
38db7e74
GL
548 if (ppc_md.setup_arch)
549 ppc_md.setup_arch();
40ef8cbc 550
40ef8cbc
PM
551 paging_init();
552 ppc64_boot_msg(0x15, "Setup Done");
553}
554
555
556/* ToDo: do something useful if ppc_md is not yet setup. */
557#define PPC64_LINUX_FUNCTION 0x0f000000
558#define PPC64_IPL_MESSAGE 0xc0000000
559#define PPC64_TERM_MESSAGE 0xb0000000
560
561static void ppc64_do_msg(unsigned int src, const char *msg)
562{
563 if (ppc_md.progress) {
564 char buf[128];
565
566 sprintf(buf, "%08X\n", src);
567 ppc_md.progress(buf, 0);
568 snprintf(buf, 128, "%s", msg);
569 ppc_md.progress(buf, 0);
570 }
571}
572
573/* Print a boot progress message. */
574void ppc64_boot_msg(unsigned int src, const char *msg)
575{
576 ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg);
577 printk("[boot]%04x %s\n", src, msg);
578}
579
580/* Print a termination message (print only -- does not stop the kernel) */
581void ppc64_terminate_msg(unsigned int src, const char *msg)
582{
583 ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg);
584 printk("[terminate]%04x %s\n", src, msg);
585}
586
40ef8cbc
PM
587void cpu_die(void)
588{
589 if (ppc_md.cpu_die)
590 ppc_md.cpu_die();
591}
7a0268fa
AB
592
593#ifdef CONFIG_SMP
594void __init setup_per_cpu_areas(void)
595{
596 int i;
597 unsigned long size;
598 char *ptr;
599
600 /* Copy section for each CPU (we discard the original) */
b6e3590f 601 size = ALIGN(__per_cpu_end - __per_cpu_start, PAGE_SIZE);
7a0268fa
AB
602#ifdef CONFIG_MODULES
603 if (size < PERCPU_ENOUGH_ROOM)
604 size = PERCPU_ENOUGH_ROOM;
605#endif
606
0e551954 607 for_each_possible_cpu(i) {
b6e3590f 608 ptr = alloc_bootmem_pages_node(NODE_DATA(cpu_to_node(i)), size);
7a0268fa
AB
609 if (!ptr)
610 panic("Cannot allocate cpu data for CPU %d\n", i);
611
612 paca[i].data_offset = ptr - __per_cpu_start;
613 memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
614 }
615}
616#endif
4cb3cee0
BH
617
618
619#ifdef CONFIG_PPC_INDIRECT_IO
620struct ppc_pci_io ppc_pci_io;
621EXPORT_SYMBOL(ppc_pci_io);
622#endif /* CONFIG_PPC_INDIRECT_IO */
623
This page took 0.34588 seconds and 5 git commands to generate.