Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * PowerPC version |
3 | * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) | |
4 | * | |
5 | * Derived from "arch/i386/kernel/signal.c" | |
6 | * Copyright (C) 1991, 1992 Linus Torvalds | |
7 | * 1997-11-28 Modified for POSIX.1b signals by Richard Henderson | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License | |
11 | * as published by the Free Software Foundation; either version | |
12 | * 2 of the License, or (at your option) any later version. | |
13 | */ | |
14 | ||
1da177e4 LT |
15 | #include <linux/sched.h> |
16 | #include <linux/mm.h> | |
17 | #include <linux/smp.h> | |
1da177e4 LT |
18 | #include <linux/kernel.h> |
19 | #include <linux/signal.h> | |
20 | #include <linux/errno.h> | |
21 | #include <linux/wait.h> | |
22 | #include <linux/unistd.h> | |
23 | #include <linux/stddef.h> | |
24 | #include <linux/elf.h> | |
25 | #include <linux/ptrace.h> | |
76462232 | 26 | #include <linux/ratelimit.h> |
1da177e4 LT |
27 | |
28 | #include <asm/sigcontext.h> | |
29 | #include <asm/ucontext.h> | |
30 | #include <asm/uaccess.h> | |
31 | #include <asm/pgtable.h> | |
1da177e4 LT |
32 | #include <asm/unistd.h> |
33 | #include <asm/cacheflush.h> | |
a7f31841 | 34 | #include <asm/syscalls.h> |
1da177e4 | 35 | #include <asm/vdso.h> |
ae3a197e | 36 | #include <asm/switch_to.h> |
2b0a576d | 37 | #include <asm/tm.h> |
1da177e4 | 38 | |
22e38f29 | 39 | #include "signal.h" |
1da177e4 | 40 | |
1da177e4 | 41 | #define DEBUG_SIG 0 |
1da177e4 | 42 | |
6741f3a7 | 43 | #define GP_REGS_SIZE min(sizeof(elf_gregset_t), sizeof(struct pt_regs)) |
1da177e4 LT |
44 | #define FP_REGS_SIZE sizeof(elf_fpregset_t) |
45 | ||
46 | #define TRAMP_TRACEBACK 3 | |
47 | #define TRAMP_SIZE 6 | |
48 | ||
49 | /* | |
50 | * When we have signals to deliver, we set up on the user stack, | |
51 | * going down from the original stack pointer: | |
52 | * 1) a rt_sigframe struct which contains the ucontext | |
53 | * 2) a gap of __SIGNAL_FRAMESIZE bytes which acts as a dummy caller | |
54 | * frame for the signal handler. | |
55 | */ | |
56 | ||
57 | struct rt_sigframe { | |
58 | /* sys_rt_sigreturn requires the ucontext be the first field */ | |
59 | struct ucontext uc; | |
2b0a576d MN |
60 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
61 | struct ucontext uc_transact; | |
62 | #endif | |
1da177e4 LT |
63 | unsigned long _unused[2]; |
64 | unsigned int tramp[TRAMP_SIZE]; | |
29e646df AV |
65 | struct siginfo __user *pinfo; |
66 | void __user *puc; | |
1da177e4 LT |
67 | struct siginfo info; |
68 | /* 64 bit ABI allows for 288 bytes below sp before decrementing it. */ | |
69 | char abigap[288]; | |
70 | } __attribute__ ((aligned (16))); | |
71 | ||
d0c3d534 OJ |
72 | static const char fmt32[] = KERN_INFO \ |
73 | "%s[%d]: bad frame in %s: %08lx nip %08lx lr %08lx\n"; | |
74 | static const char fmt64[] = KERN_INFO \ | |
75 | "%s[%d]: bad frame in %s: %016lx nip %016lx lr %016lx\n"; | |
76 | ||
1da177e4 LT |
77 | /* |
78 | * Set up the sigcontext for the signal frame. | |
79 | */ | |
80 | ||
81 | static long setup_sigcontext(struct sigcontext __user *sc, struct pt_regs *regs, | |
16c29d18 MN |
82 | int signr, sigset_t *set, unsigned long handler, |
83 | int ctx_has_vsx_region) | |
1da177e4 LT |
84 | { |
85 | /* When CONFIG_ALTIVEC is set, we _always_ setup v_regs even if the | |
86 | * process never used altivec yet (MSR_VEC is zero in pt_regs of | |
87 | * the context). This is very important because we must ensure we | |
88 | * don't lose the VRSAVE content that may have been set prior to | |
89 | * the process doing its first vector operation | |
48fc7f7e | 90 | * Userland shall check AT_HWCAP to know whether it can rely on the |
1da177e4 LT |
91 | * v_regs pointer or not |
92 | */ | |
93 | #ifdef CONFIG_ALTIVEC | |
94 | elf_vrreg_t __user *v_regs = (elf_vrreg_t __user *)(((unsigned long)sc->vmx_reserve + 15) & ~0xful); | |
95 | #endif | |
0be234a4 | 96 | unsigned long msr = regs->msr; |
1da177e4 LT |
97 | long err = 0; |
98 | ||
1da177e4 LT |
99 | #ifdef CONFIG_ALTIVEC |
100 | err |= __put_user(v_regs, &sc->v_regs); | |
101 | ||
102 | /* save altivec registers */ | |
103 | if (current->thread.used_vr) { | |
104 | flush_altivec_to_thread(current); | |
105 | /* Copy 33 vec registers (vr0..31 and vscr) to the stack */ | |
106 | err |= __copy_to_user(v_regs, current->thread.vr, 33 * sizeof(vector128)); | |
107 | /* set MSR_VEC in the MSR value in the frame to indicate that sc->v_reg) | |
108 | * contains valid data. | |
109 | */ | |
0be234a4 | 110 | msr |= MSR_VEC; |
1da177e4 LT |
111 | } |
112 | /* We always copy to/from vrsave, it's 0 if we don't have or don't | |
113 | * use altivec. | |
114 | */ | |
408a7e08 PM |
115 | if (cpu_has_feature(CPU_FTR_ALTIVEC)) |
116 | current->thread.vrsave = mfspr(SPRN_VRSAVE); | |
1da177e4 LT |
117 | err |= __put_user(current->thread.vrsave, (u32 __user *)&v_regs[33]); |
118 | #else /* CONFIG_ALTIVEC */ | |
119 | err |= __put_user(0, &sc->v_regs); | |
120 | #endif /* CONFIG_ALTIVEC */ | |
c6e6771b | 121 | flush_fp_to_thread(current); |
6a274c08 MN |
122 | /* copy fpr regs and fpscr */ |
123 | err |= copy_fpr_to_user(&sc->fp_regs, current); | |
c6e6771b | 124 | #ifdef CONFIG_VSX |
ce48b210 MN |
125 | /* |
126 | * Copy VSX low doubleword to local buffer for formatting, | |
127 | * then out to userspace. Update v_regs to point after the | |
128 | * VMX data. | |
129 | */ | |
16c29d18 | 130 | if (current->thread.used_vsr && ctx_has_vsx_region) { |
7c292170 | 131 | __giveup_vsx(current); |
ce48b210 | 132 | v_regs += ELF_NVRREG; |
6a274c08 | 133 | err |= copy_vsx_to_user(v_regs, current); |
ce48b210 MN |
134 | /* set MSR_VSX in the MSR value in the frame to |
135 | * indicate that sc->vs_reg) contains valid data. | |
136 | */ | |
137 | msr |= MSR_VSX; | |
138 | } | |
c6e6771b | 139 | #endif /* CONFIG_VSX */ |
1da177e4 | 140 | err |= __put_user(&sc->gp_regs, &sc->regs); |
1bd79336 | 141 | WARN_ON(!FULL_REGS(regs)); |
1da177e4 | 142 | err |= __copy_to_user(&sc->gp_regs, regs, GP_REGS_SIZE); |
0be234a4 | 143 | err |= __put_user(msr, &sc->gp_regs[PT_MSR]); |
1da177e4 LT |
144 | err |= __put_user(signr, &sc->signal); |
145 | err |= __put_user(handler, &sc->handler); | |
146 | if (set != NULL) | |
147 | err |= __put_user(set->sig[0], &sc->oldmask); | |
148 | ||
149 | return err; | |
150 | } | |
151 | ||
2b0a576d MN |
152 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
153 | /* | |
154 | * As above, but Transactional Memory is in use, so deliver sigcontexts | |
155 | * containing checkpointed and transactional register states. | |
156 | * | |
2b3f8e87 MN |
157 | * To do this, we treclaim (done before entering here) to gather both sets of |
158 | * registers and set up the 'normal' sigcontext registers with rolled-back | |
159 | * register values such that a simple signal handler sees a correct | |
160 | * checkpointed register state. If interested, a TM-aware sighandler can | |
161 | * examine the transactional registers in the 2nd sigcontext to determine the | |
162 | * real origin of the signal. | |
2b0a576d MN |
163 | */ |
164 | static long setup_tm_sigcontexts(struct sigcontext __user *sc, | |
165 | struct sigcontext __user *tm_sc, | |
166 | struct pt_regs *regs, | |
167 | int signr, sigset_t *set, unsigned long handler) | |
168 | { | |
169 | /* When CONFIG_ALTIVEC is set, we _always_ setup v_regs even if the | |
170 | * process never used altivec yet (MSR_VEC is zero in pt_regs of | |
171 | * the context). This is very important because we must ensure we | |
172 | * don't lose the VRSAVE content that may have been set prior to | |
173 | * the process doing its first vector operation | |
174 | * Userland shall check AT_HWCAP to know wether it can rely on the | |
175 | * v_regs pointer or not. | |
176 | */ | |
177 | #ifdef CONFIG_ALTIVEC | |
178 | elf_vrreg_t __user *v_regs = (elf_vrreg_t __user *) | |
179 | (((unsigned long)sc->vmx_reserve + 15) & ~0xful); | |
180 | elf_vrreg_t __user *tm_v_regs = (elf_vrreg_t __user *) | |
181 | (((unsigned long)tm_sc->vmx_reserve + 15) & ~0xful); | |
182 | #endif | |
183 | unsigned long msr = regs->msr; | |
184 | long err = 0; | |
185 | ||
186 | BUG_ON(!MSR_TM_ACTIVE(regs->msr)); | |
187 | ||
2b0a576d MN |
188 | flush_fp_to_thread(current); |
189 | ||
190 | #ifdef CONFIG_ALTIVEC | |
191 | err |= __put_user(v_regs, &sc->v_regs); | |
192 | err |= __put_user(tm_v_regs, &tm_sc->v_regs); | |
193 | ||
194 | /* save altivec registers */ | |
195 | if (current->thread.used_vr) { | |
196 | flush_altivec_to_thread(current); | |
197 | /* Copy 33 vec registers (vr0..31 and vscr) to the stack */ | |
198 | err |= __copy_to_user(v_regs, current->thread.vr, | |
199 | 33 * sizeof(vector128)); | |
200 | /* If VEC was enabled there are transactional VRs valid too, | |
201 | * else they're a copy of the checkpointed VRs. | |
202 | */ | |
203 | if (msr & MSR_VEC) | |
204 | err |= __copy_to_user(tm_v_regs, | |
205 | current->thread.transact_vr, | |
206 | 33 * sizeof(vector128)); | |
207 | else | |
208 | err |= __copy_to_user(tm_v_regs, | |
209 | current->thread.vr, | |
210 | 33 * sizeof(vector128)); | |
211 | ||
212 | /* set MSR_VEC in the MSR value in the frame to indicate | |
213 | * that sc->v_reg contains valid data. | |
214 | */ | |
215 | msr |= MSR_VEC; | |
216 | } | |
217 | /* We always copy to/from vrsave, it's 0 if we don't have or don't | |
218 | * use altivec. | |
219 | */ | |
408a7e08 PM |
220 | if (cpu_has_feature(CPU_FTR_ALTIVEC)) |
221 | current->thread.vrsave = mfspr(SPRN_VRSAVE); | |
2b0a576d MN |
222 | err |= __put_user(current->thread.vrsave, (u32 __user *)&v_regs[33]); |
223 | if (msr & MSR_VEC) | |
224 | err |= __put_user(current->thread.transact_vrsave, | |
225 | (u32 __user *)&tm_v_regs[33]); | |
226 | else | |
227 | err |= __put_user(current->thread.vrsave, | |
228 | (u32 __user *)&tm_v_regs[33]); | |
229 | ||
230 | #else /* CONFIG_ALTIVEC */ | |
231 | err |= __put_user(0, &sc->v_regs); | |
232 | err |= __put_user(0, &tm_sc->v_regs); | |
233 | #endif /* CONFIG_ALTIVEC */ | |
234 | ||
235 | /* copy fpr regs and fpscr */ | |
236 | err |= copy_fpr_to_user(&sc->fp_regs, current); | |
237 | if (msr & MSR_FP) | |
238 | err |= copy_transact_fpr_to_user(&tm_sc->fp_regs, current); | |
239 | else | |
240 | err |= copy_fpr_to_user(&tm_sc->fp_regs, current); | |
241 | ||
242 | #ifdef CONFIG_VSX | |
243 | /* | |
244 | * Copy VSX low doubleword to local buffer for formatting, | |
245 | * then out to userspace. Update v_regs to point after the | |
246 | * VMX data. | |
247 | */ | |
248 | if (current->thread.used_vsr) { | |
249 | __giveup_vsx(current); | |
250 | v_regs += ELF_NVRREG; | |
251 | tm_v_regs += ELF_NVRREG; | |
252 | ||
253 | err |= copy_vsx_to_user(v_regs, current); | |
254 | ||
255 | if (msr & MSR_VSX) | |
256 | err |= copy_transact_vsx_to_user(tm_v_regs, current); | |
257 | else | |
258 | err |= copy_vsx_to_user(tm_v_regs, current); | |
259 | ||
260 | /* set MSR_VSX in the MSR value in the frame to | |
261 | * indicate that sc->vs_reg) contains valid data. | |
262 | */ | |
263 | msr |= MSR_VSX; | |
264 | } | |
265 | #endif /* CONFIG_VSX */ | |
266 | ||
267 | err |= __put_user(&sc->gp_regs, &sc->regs); | |
268 | err |= __put_user(&tm_sc->gp_regs, &tm_sc->regs); | |
269 | WARN_ON(!FULL_REGS(regs)); | |
270 | err |= __copy_to_user(&tm_sc->gp_regs, regs, GP_REGS_SIZE); | |
271 | err |= __copy_to_user(&sc->gp_regs, | |
272 | ¤t->thread.ckpt_regs, GP_REGS_SIZE); | |
273 | err |= __put_user(msr, &tm_sc->gp_regs[PT_MSR]); | |
274 | err |= __put_user(msr, &sc->gp_regs[PT_MSR]); | |
275 | err |= __put_user(signr, &sc->signal); | |
276 | err |= __put_user(handler, &sc->handler); | |
277 | if (set != NULL) | |
278 | err |= __put_user(set->sig[0], &sc->oldmask); | |
279 | ||
280 | return err; | |
281 | } | |
282 | #endif | |
283 | ||
1da177e4 LT |
284 | /* |
285 | * Restore the sigcontext from the signal frame. | |
286 | */ | |
287 | ||
288 | static long restore_sigcontext(struct pt_regs *regs, sigset_t *set, int sig, | |
289 | struct sigcontext __user *sc) | |
290 | { | |
291 | #ifdef CONFIG_ALTIVEC | |
292 | elf_vrreg_t __user *v_regs; | |
293 | #endif | |
294 | unsigned long err = 0; | |
295 | unsigned long save_r13 = 0; | |
1da177e4 | 296 | unsigned long msr; |
6a274c08 MN |
297 | #ifdef CONFIG_VSX |
298 | int i; | |
299 | #endif | |
1da177e4 LT |
300 | |
301 | /* If this is not a signal return, we preserve the TLS in r13 */ | |
302 | if (!sig) | |
303 | save_r13 = regs->gpr[13]; | |
304 | ||
fcbc5a97 SR |
305 | /* copy the GPRs */ |
306 | err |= __copy_from_user(regs->gpr, sc->gp_regs, sizeof(regs->gpr)); | |
307 | err |= __get_user(regs->nip, &sc->gp_regs[PT_NIP]); | |
fab5db97 PM |
308 | /* get MSR separately, transfer the LE bit if doing signal return */ |
309 | err |= __get_user(msr, &sc->gp_regs[PT_MSR]); | |
310 | if (sig) | |
311 | regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE); | |
fcbc5a97 SR |
312 | err |= __get_user(regs->orig_gpr3, &sc->gp_regs[PT_ORIG_R3]); |
313 | err |= __get_user(regs->ctr, &sc->gp_regs[PT_CTR]); | |
314 | err |= __get_user(regs->link, &sc->gp_regs[PT_LNK]); | |
315 | err |= __get_user(regs->xer, &sc->gp_regs[PT_XER]); | |
316 | err |= __get_user(regs->ccr, &sc->gp_regs[PT_CCR]); | |
fab5db97 | 317 | /* skip SOFTE */ |
9a81c16b | 318 | regs->trap = 0; |
fcbc5a97 SR |
319 | err |= __get_user(regs->dar, &sc->gp_regs[PT_DAR]); |
320 | err |= __get_user(regs->dsisr, &sc->gp_regs[PT_DSISR]); | |
321 | err |= __get_user(regs->result, &sc->gp_regs[PT_RESULT]); | |
1da177e4 LT |
322 | |
323 | if (!sig) | |
324 | regs->gpr[13] = save_r13; | |
1da177e4 LT |
325 | if (set != NULL) |
326 | err |= __get_user(set->sig[0], &sc->oldmask); | |
327 | ||
5388fb10 PM |
328 | /* |
329 | * Do this before updating the thread state in | |
330 | * current->thread.fpr/vr. That way, if we get preempted | |
331 | * and another task grabs the FPU/Altivec, it won't be | |
332 | * tempted to save the current CPU state into the thread_struct | |
333 | * and corrupt what we are writing there. | |
334 | */ | |
335 | discard_lazy_cpu_state(); | |
336 | ||
ae62fbb5 PM |
337 | /* |
338 | * Force reload of FP/VEC. | |
339 | * This has to be done before copying stuff into current->thread.fpr/vr | |
340 | * for the reasons explained in the previous comment. | |
341 | */ | |
ce48b210 | 342 | regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX); |
ae62fbb5 | 343 | |
1da177e4 LT |
344 | #ifdef CONFIG_ALTIVEC |
345 | err |= __get_user(v_regs, &sc->v_regs); | |
1da177e4 LT |
346 | if (err) |
347 | return err; | |
7c85d1f9 PM |
348 | if (v_regs && !access_ok(VERIFY_READ, v_regs, 34 * sizeof(vector128))) |
349 | return -EFAULT; | |
1da177e4 | 350 | /* Copy 33 vec registers (vr0..31 and vscr) from the stack */ |
b0d436c7 | 351 | if (v_regs != NULL && (msr & MSR_VEC) != 0) |
1da177e4 LT |
352 | err |= __copy_from_user(current->thread.vr, v_regs, |
353 | 33 * sizeof(vector128)); | |
354 | else if (current->thread.used_vr) | |
355 | memset(current->thread.vr, 0, 33 * sizeof(vector128)); | |
356 | /* Always get VRSAVE back */ | |
b0d436c7 | 357 | if (v_regs != NULL) |
1da177e4 LT |
358 | err |= __get_user(current->thread.vrsave, (u32 __user *)&v_regs[33]); |
359 | else | |
360 | current->thread.vrsave = 0; | |
408a7e08 PM |
361 | if (cpu_has_feature(CPU_FTR_ALTIVEC)) |
362 | mtspr(SPRN_VRSAVE, current->thread.vrsave); | |
1da177e4 | 363 | #endif /* CONFIG_ALTIVEC */ |
c6e6771b | 364 | /* restore floating point */ |
6a274c08 MN |
365 | err |= copy_fpr_from_user(current, &sc->fp_regs); |
366 | #ifdef CONFIG_VSX | |
ce48b210 MN |
367 | /* |
368 | * Get additional VSX data. Update v_regs to point after the | |
369 | * VMX data. Copy VSX low doubleword from userspace to local | |
370 | * buffer for formatting, then into the taskstruct. | |
371 | */ | |
372 | v_regs += ELF_NVRREG; | |
373 | if ((msr & MSR_VSX) != 0) | |
6a274c08 | 374 | err |= copy_vsx_from_user(current, v_regs); |
ce48b210 | 375 | else |
6a274c08 MN |
376 | for (i = 0; i < 32 ; i++) |
377 | current->thread.fpr[i][TS_VSRLOWOFFSET] = 0; | |
c6e6771b | 378 | #endif |
1da177e4 LT |
379 | return err; |
380 | } | |
381 | ||
2b0a576d MN |
382 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
383 | /* | |
384 | * Restore the two sigcontexts from the frame of a transactional processes. | |
385 | */ | |
386 | ||
387 | static long restore_tm_sigcontexts(struct pt_regs *regs, | |
388 | struct sigcontext __user *sc, | |
389 | struct sigcontext __user *tm_sc) | |
390 | { | |
391 | #ifdef CONFIG_ALTIVEC | |
392 | elf_vrreg_t __user *v_regs, *tm_v_regs; | |
393 | #endif | |
394 | unsigned long err = 0; | |
395 | unsigned long msr; | |
396 | #ifdef CONFIG_VSX | |
397 | int i; | |
398 | #endif | |
399 | /* copy the GPRs */ | |
400 | err |= __copy_from_user(regs->gpr, tm_sc->gp_regs, sizeof(regs->gpr)); | |
401 | err |= __copy_from_user(¤t->thread.ckpt_regs, sc->gp_regs, | |
402 | sizeof(regs->gpr)); | |
403 | ||
404 | /* | |
405 | * TFHAR is restored from the checkpointed 'wound-back' ucontext's NIP. | |
406 | * TEXASR was set by the signal delivery reclaim, as was TFIAR. | |
407 | * Users doing anything abhorrent like thread-switching w/ signals for | |
408 | * TM-Suspended code will have to back TEXASR/TFIAR up themselves. | |
409 | * For the case of getting a signal and simply returning from it, | |
410 | * we don't need to re-copy them here. | |
411 | */ | |
412 | err |= __get_user(regs->nip, &tm_sc->gp_regs[PT_NIP]); | |
413 | err |= __get_user(current->thread.tm_tfhar, &sc->gp_regs[PT_NIP]); | |
414 | ||
415 | /* get MSR separately, transfer the LE bit if doing signal return */ | |
416 | err |= __get_user(msr, &sc->gp_regs[PT_MSR]); | |
87b4e539 MN |
417 | /* pull in MSR TM from user context */ |
418 | regs->msr = (regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK); | |
419 | ||
420 | /* pull in MSR LE from user context */ | |
2b0a576d MN |
421 | regs->msr = (regs->msr & ~MSR_LE) | (msr & MSR_LE); |
422 | ||
423 | /* The following non-GPR non-FPR non-VR state is also checkpointed: */ | |
424 | err |= __get_user(regs->ctr, &tm_sc->gp_regs[PT_CTR]); | |
425 | err |= __get_user(regs->link, &tm_sc->gp_regs[PT_LNK]); | |
426 | err |= __get_user(regs->xer, &tm_sc->gp_regs[PT_XER]); | |
427 | err |= __get_user(regs->ccr, &tm_sc->gp_regs[PT_CCR]); | |
428 | err |= __get_user(current->thread.ckpt_regs.ctr, | |
429 | &sc->gp_regs[PT_CTR]); | |
430 | err |= __get_user(current->thread.ckpt_regs.link, | |
431 | &sc->gp_regs[PT_LNK]); | |
432 | err |= __get_user(current->thread.ckpt_regs.xer, | |
433 | &sc->gp_regs[PT_XER]); | |
434 | err |= __get_user(current->thread.ckpt_regs.ccr, | |
435 | &sc->gp_regs[PT_CCR]); | |
436 | ||
437 | /* These regs are not checkpointed; they can go in 'regs'. */ | |
438 | err |= __get_user(regs->trap, &sc->gp_regs[PT_TRAP]); | |
439 | err |= __get_user(regs->dar, &sc->gp_regs[PT_DAR]); | |
440 | err |= __get_user(regs->dsisr, &sc->gp_regs[PT_DSISR]); | |
441 | err |= __get_user(regs->result, &sc->gp_regs[PT_RESULT]); | |
442 | ||
443 | /* | |
444 | * Do this before updating the thread state in | |
445 | * current->thread.fpr/vr. That way, if we get preempted | |
446 | * and another task grabs the FPU/Altivec, it won't be | |
447 | * tempted to save the current CPU state into the thread_struct | |
448 | * and corrupt what we are writing there. | |
449 | */ | |
450 | discard_lazy_cpu_state(); | |
451 | ||
452 | /* | |
453 | * Force reload of FP/VEC. | |
454 | * This has to be done before copying stuff into current->thread.fpr/vr | |
455 | * for the reasons explained in the previous comment. | |
456 | */ | |
457 | regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX); | |
458 | ||
459 | #ifdef CONFIG_ALTIVEC | |
460 | err |= __get_user(v_regs, &sc->v_regs); | |
461 | err |= __get_user(tm_v_regs, &tm_sc->v_regs); | |
462 | if (err) | |
463 | return err; | |
464 | if (v_regs && !access_ok(VERIFY_READ, v_regs, 34 * sizeof(vector128))) | |
465 | return -EFAULT; | |
466 | if (tm_v_regs && !access_ok(VERIFY_READ, | |
467 | tm_v_regs, 34 * sizeof(vector128))) | |
468 | return -EFAULT; | |
469 | /* Copy 33 vec registers (vr0..31 and vscr) from the stack */ | |
b0d436c7 | 470 | if (v_regs != NULL && tm_v_regs != NULL && (msr & MSR_VEC) != 0) { |
2b0a576d MN |
471 | err |= __copy_from_user(current->thread.vr, v_regs, |
472 | 33 * sizeof(vector128)); | |
473 | err |= __copy_from_user(current->thread.transact_vr, tm_v_regs, | |
474 | 33 * sizeof(vector128)); | |
475 | } | |
476 | else if (current->thread.used_vr) { | |
477 | memset(current->thread.vr, 0, 33 * sizeof(vector128)); | |
478 | memset(current->thread.transact_vr, 0, 33 * sizeof(vector128)); | |
479 | } | |
480 | /* Always get VRSAVE back */ | |
b0d436c7 | 481 | if (v_regs != NULL && tm_v_regs != NULL) { |
2b0a576d MN |
482 | err |= __get_user(current->thread.vrsave, |
483 | (u32 __user *)&v_regs[33]); | |
484 | err |= __get_user(current->thread.transact_vrsave, | |
485 | (u32 __user *)&tm_v_regs[33]); | |
486 | } | |
487 | else { | |
488 | current->thread.vrsave = 0; | |
489 | current->thread.transact_vrsave = 0; | |
490 | } | |
408a7e08 PM |
491 | if (cpu_has_feature(CPU_FTR_ALTIVEC)) |
492 | mtspr(SPRN_VRSAVE, current->thread.vrsave); | |
2b0a576d MN |
493 | #endif /* CONFIG_ALTIVEC */ |
494 | /* restore floating point */ | |
495 | err |= copy_fpr_from_user(current, &sc->fp_regs); | |
496 | err |= copy_transact_fpr_from_user(current, &tm_sc->fp_regs); | |
497 | #ifdef CONFIG_VSX | |
498 | /* | |
499 | * Get additional VSX data. Update v_regs to point after the | |
500 | * VMX data. Copy VSX low doubleword from userspace to local | |
501 | * buffer for formatting, then into the taskstruct. | |
502 | */ | |
503 | if (v_regs && ((msr & MSR_VSX) != 0)) { | |
504 | v_regs += ELF_NVRREG; | |
505 | tm_v_regs += ELF_NVRREG; | |
506 | err |= copy_vsx_from_user(current, v_regs); | |
507 | err |= copy_transact_vsx_from_user(current, tm_v_regs); | |
508 | } else { | |
509 | for (i = 0; i < 32 ; i++) { | |
510 | current->thread.fpr[i][TS_VSRLOWOFFSET] = 0; | |
511 | current->thread.transact_fpr[i][TS_VSRLOWOFFSET] = 0; | |
512 | } | |
513 | } | |
514 | #endif | |
515 | tm_enable(); | |
516 | /* This loads the checkpointed FP/VEC state, if used */ | |
517 | tm_recheckpoint(¤t->thread, msr); | |
2b0a576d MN |
518 | |
519 | /* This loads the speculative FP/VEC state, if used */ | |
520 | if (msr & MSR_FP) { | |
521 | do_load_up_transact_fpu(¤t->thread); | |
522 | regs->msr |= (MSR_FP | current->thread.fpexc_mode); | |
523 | } | |
f110c0c1 | 524 | #ifdef CONFIG_ALTIVEC |
2b0a576d MN |
525 | if (msr & MSR_VEC) { |
526 | do_load_up_transact_altivec(¤t->thread); | |
527 | regs->msr |= MSR_VEC; | |
528 | } | |
f110c0c1 | 529 | #endif |
2b0a576d MN |
530 | |
531 | return err; | |
532 | } | |
533 | #endif | |
534 | ||
1da177e4 LT |
535 | /* |
536 | * Setup the trampoline code on the stack | |
537 | */ | |
538 | static long setup_trampoline(unsigned int syscall, unsigned int __user *tramp) | |
539 | { | |
540 | int i; | |
541 | long err = 0; | |
542 | ||
543 | /* addi r1, r1, __SIGNAL_FRAMESIZE # Pop the dummy stackframe */ | |
544 | err |= __put_user(0x38210000UL | (__SIGNAL_FRAMESIZE & 0xffff), &tramp[0]); | |
545 | /* li r0, __NR_[rt_]sigreturn| */ | |
546 | err |= __put_user(0x38000000UL | (syscall & 0xffff), &tramp[1]); | |
547 | /* sc */ | |
548 | err |= __put_user(0x44000002UL, &tramp[2]); | |
549 | ||
550 | /* Minimal traceback info */ | |
551 | for (i=TRAMP_TRACEBACK; i < TRAMP_SIZE ;i++) | |
552 | err |= __put_user(0, &tramp[i]); | |
553 | ||
554 | if (!err) | |
555 | flush_icache_range((unsigned long) &tramp[0], | |
556 | (unsigned long) &tramp[TRAMP_SIZE]); | |
557 | ||
558 | return err; | |
559 | } | |
560 | ||
c1cb299e MN |
561 | /* |
562 | * Userspace code may pass a ucontext which doesn't include VSX added | |
563 | * at the end. We need to check for this case. | |
564 | */ | |
565 | #define UCONTEXTSIZEWITHOUTVSX \ | |
566 | (sizeof(struct ucontext) - 32*sizeof(long)) | |
567 | ||
1da177e4 LT |
568 | /* |
569 | * Handle {get,set,swap}_context operations | |
570 | */ | |
571 | int sys_swapcontext(struct ucontext __user *old_ctx, | |
572 | struct ucontext __user *new_ctx, | |
573 | long ctx_size, long r6, long r7, long r8, struct pt_regs *regs) | |
574 | { | |
575 | unsigned char tmp; | |
576 | sigset_t set; | |
c1cb299e | 577 | unsigned long new_msr = 0; |
16c29d18 | 578 | int ctx_has_vsx_region = 0; |
1da177e4 | 579 | |
c1cb299e | 580 | if (new_ctx && |
16c29d18 | 581 | get_user(new_msr, &new_ctx->uc_mcontext.gp_regs[PT_MSR])) |
c1cb299e MN |
582 | return -EFAULT; |
583 | /* | |
584 | * Check that the context is not smaller than the original | |
585 | * size (with VMX but without VSX) | |
1da177e4 | 586 | */ |
c1cb299e | 587 | if (ctx_size < UCONTEXTSIZEWITHOUTVSX) |
1da177e4 | 588 | return -EINVAL; |
c1cb299e MN |
589 | /* |
590 | * If the new context state sets the MSR VSX bits but | |
591 | * it doesn't provide VSX state. | |
592 | */ | |
593 | if ((ctx_size < sizeof(struct ucontext)) && | |
594 | (new_msr & MSR_VSX)) | |
595 | return -EINVAL; | |
16c29d18 MN |
596 | /* Does the context have enough room to store VSX data? */ |
597 | if (ctx_size >= sizeof(struct ucontext)) | |
598 | ctx_has_vsx_region = 1; | |
599 | ||
1da177e4 | 600 | if (old_ctx != NULL) { |
16c29d18 MN |
601 | if (!access_ok(VERIFY_WRITE, old_ctx, ctx_size) |
602 | || setup_sigcontext(&old_ctx->uc_mcontext, regs, 0, NULL, 0, | |
603 | ctx_has_vsx_region) | |
1da177e4 LT |
604 | || __copy_to_user(&old_ctx->uc_sigmask, |
605 | ¤t->blocked, sizeof(sigset_t))) | |
606 | return -EFAULT; | |
607 | } | |
608 | if (new_ctx == NULL) | |
609 | return 0; | |
16c29d18 | 610 | if (!access_ok(VERIFY_READ, new_ctx, ctx_size) |
1da177e4 | 611 | || __get_user(tmp, (u8 __user *) new_ctx) |
16c29d18 | 612 | || __get_user(tmp, (u8 __user *) new_ctx + ctx_size - 1)) |
1da177e4 LT |
613 | return -EFAULT; |
614 | ||
615 | /* | |
616 | * If we get a fault copying the context into the kernel's | |
617 | * image of the user's registers, we can't just return -EFAULT | |
618 | * because the user's registers will be corrupted. For instance | |
619 | * the NIP value may have been updated but not some of the | |
620 | * other registers. Given that we have done the access_ok | |
621 | * and successfully read the first and last bytes of the region | |
622 | * above, this should only happen in an out-of-memory situation | |
623 | * or if another thread unmaps the region containing the context. | |
624 | * We kill the task with a SIGSEGV in this situation. | |
625 | */ | |
626 | ||
627 | if (__copy_from_user(&set, &new_ctx->uc_sigmask, sizeof(set))) | |
628 | do_exit(SIGSEGV); | |
17440f17 | 629 | set_current_blocked(&set); |
1da177e4 LT |
630 | if (restore_sigcontext(regs, NULL, 0, &new_ctx->uc_mcontext)) |
631 | do_exit(SIGSEGV); | |
632 | ||
633 | /* This returns like rt_sigreturn */ | |
401d1f02 | 634 | set_thread_flag(TIF_RESTOREALL); |
1da177e4 LT |
635 | return 0; |
636 | } | |
637 | ||
638 | ||
639 | /* | |
640 | * Do a signal return; undo the signal stack. | |
641 | */ | |
642 | ||
643 | int sys_rt_sigreturn(unsigned long r3, unsigned long r4, unsigned long r5, | |
644 | unsigned long r6, unsigned long r7, unsigned long r8, | |
645 | struct pt_regs *regs) | |
646 | { | |
647 | struct ucontext __user *uc = (struct ucontext __user *)regs->gpr[1]; | |
648 | sigset_t set; | |
2b0a576d MN |
649 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
650 | unsigned long msr; | |
651 | #endif | |
1da177e4 LT |
652 | |
653 | /* Always make any pending restarted system calls return -EINTR */ | |
654 | current_thread_info()->restart_block.fn = do_no_restart_syscall; | |
655 | ||
656 | if (!access_ok(VERIFY_READ, uc, sizeof(*uc))) | |
657 | goto badframe; | |
658 | ||
659 | if (__copy_from_user(&set, &uc->uc_sigmask, sizeof(set))) | |
660 | goto badframe; | |
17440f17 | 661 | set_current_blocked(&set); |
2b0a576d MN |
662 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
663 | if (__get_user(msr, &uc->uc_mcontext.gp_regs[PT_MSR])) | |
664 | goto badframe; | |
87b4e539 | 665 | if (MSR_TM_ACTIVE(msr)) { |
2b0a576d MN |
666 | /* We recheckpoint on return. */ |
667 | struct ucontext __user *uc_transact; | |
668 | if (__get_user(uc_transact, &uc->uc_link)) | |
669 | goto badframe; | |
670 | if (restore_tm_sigcontexts(regs, &uc->uc_mcontext, | |
671 | &uc_transact->uc_mcontext)) | |
672 | goto badframe; | |
673 | } | |
674 | else | |
675 | /* Fall through, for non-TM restore */ | |
676 | #endif | |
1da177e4 LT |
677 | if (restore_sigcontext(regs, NULL, 1, &uc->uc_mcontext)) |
678 | goto badframe; | |
679 | ||
7cce2465 AV |
680 | if (restore_altstack(&uc->uc_stack)) |
681 | goto badframe; | |
1da177e4 | 682 | |
401d1f02 DW |
683 | set_thread_flag(TIF_RESTOREALL); |
684 | return 0; | |
1da177e4 LT |
685 | |
686 | badframe: | |
687 | #if DEBUG_SIG | |
688 | printk("badframe in sys_rt_sigreturn, regs=%p uc=%p &uc->uc_mcontext=%p\n", | |
689 | regs, uc, &uc->uc_mcontext); | |
690 | #endif | |
76462232 CD |
691 | if (show_unhandled_signals) |
692 | printk_ratelimited(regs->msr & MSR_64BIT ? fmt64 : fmt32, | |
693 | current->comm, current->pid, "rt_sigreturn", | |
694 | (long)uc, regs->nip, regs->link); | |
d0c3d534 | 695 | |
1da177e4 LT |
696 | force_sig(SIGSEGV, current); |
697 | return 0; | |
698 | } | |
699 | ||
f478f543 | 700 | int handle_rt_signal64(int signr, struct k_sigaction *ka, siginfo_t *info, |
1da177e4 LT |
701 | sigset_t *set, struct pt_regs *regs) |
702 | { | |
703 | /* Handler is *really* a pointer to the function descriptor for | |
704 | * the signal routine. The first entry in the function | |
705 | * descriptor is the entry address of signal and the second | |
706 | * entry is the TOC value we need to use. | |
707 | */ | |
708 | func_descr_t __user *funct_desc_ptr; | |
709 | struct rt_sigframe __user *frame; | |
710 | unsigned long newsp = 0; | |
711 | long err = 0; | |
712 | ||
2b3f8e87 | 713 | frame = get_sigframe(ka, get_tm_stackpointer(regs), sizeof(*frame), 0); |
a3f61dc0 | 714 | if (unlikely(frame == NULL)) |
1da177e4 LT |
715 | goto badframe; |
716 | ||
717 | err |= __put_user(&frame->info, &frame->pinfo); | |
718 | err |= __put_user(&frame->uc, &frame->puc); | |
719 | err |= copy_siginfo_to_user(&frame->info, info); | |
720 | if (err) | |
721 | goto badframe; | |
722 | ||
723 | /* Create the ucontext. */ | |
724 | err |= __put_user(0, &frame->uc.uc_flags); | |
7cce2465 | 725 | err |= __save_altstack(&frame->uc.uc_stack, regs->gpr[1]); |
2b0a576d MN |
726 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
727 | if (MSR_TM_ACTIVE(regs->msr)) { | |
728 | /* The ucontext_t passed to userland points to the second | |
729 | * ucontext_t (for transactional state) with its uc_link ptr. | |
730 | */ | |
731 | err |= __put_user(&frame->uc_transact, &frame->uc.uc_link); | |
732 | err |= setup_tm_sigcontexts(&frame->uc.uc_mcontext, | |
733 | &frame->uc_transact.uc_mcontext, | |
734 | regs, signr, | |
735 | NULL, | |
736 | (unsigned long)ka->sa.sa_handler); | |
737 | } else | |
738 | #endif | |
739 | { | |
740 | err |= __put_user(0, &frame->uc.uc_link); | |
741 | err |= setup_sigcontext(&frame->uc.uc_mcontext, regs, signr, | |
742 | NULL, (unsigned long)ka->sa.sa_handler, | |
743 | 1); | |
744 | } | |
1da177e4 LT |
745 | err |= __copy_to_user(&frame->uc.uc_sigmask, set, sizeof(*set)); |
746 | if (err) | |
747 | goto badframe; | |
748 | ||
cc657f53 PM |
749 | /* Make sure signal handler doesn't get spurious FP exceptions */ |
750 | current->thread.fpscr.val = 0; | |
2b0a576d MN |
751 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
752 | /* Remove TM bits from thread's MSR. The MSR in the sigcontext | |
753 | * just indicates to userland that we were doing a transaction, but we | |
754 | * don't want to return in transactional state: | |
755 | */ | |
756 | regs->msr &= ~MSR_TS_MASK; | |
757 | #endif | |
cc657f53 | 758 | |
1da177e4 | 759 | /* Set up to return from userspace. */ |
a5bba930 BH |
760 | if (vdso64_rt_sigtramp && current->mm->context.vdso_base) { |
761 | regs->link = current->mm->context.vdso_base + vdso64_rt_sigtramp; | |
1da177e4 LT |
762 | } else { |
763 | err |= setup_trampoline(__NR_rt_sigreturn, &frame->tramp[0]); | |
764 | if (err) | |
765 | goto badframe; | |
766 | regs->link = (unsigned long) &frame->tramp[0]; | |
767 | } | |
768 | funct_desc_ptr = (func_descr_t __user *) ka->sa.sa_handler; | |
769 | ||
770 | /* Allocate a dummy caller frame for the signal handler. */ | |
a3f61dc0 | 771 | newsp = ((unsigned long)frame) - __SIGNAL_FRAMESIZE; |
1da177e4 LT |
772 | err |= put_user(regs->gpr[1], (unsigned long __user *)newsp); |
773 | ||
774 | /* Set up "regs" so we "return" to the signal handler. */ | |
775 | err |= get_user(regs->nip, &funct_desc_ptr->entry); | |
fab5db97 PM |
776 | /* enter the signal handler in big-endian mode */ |
777 | regs->msr &= ~MSR_LE; | |
1da177e4 LT |
778 | regs->gpr[1] = newsp; |
779 | err |= get_user(regs->gpr[2], &funct_desc_ptr->toc); | |
780 | regs->gpr[3] = signr; | |
781 | regs->result = 0; | |
782 | if (ka->sa.sa_flags & SA_SIGINFO) { | |
783 | err |= get_user(regs->gpr[4], (unsigned long __user *)&frame->pinfo); | |
784 | err |= get_user(regs->gpr[5], (unsigned long __user *)&frame->puc); | |
785 | regs->gpr[6] = (unsigned long) frame; | |
786 | } else { | |
787 | regs->gpr[4] = (unsigned long)&frame->uc.uc_mcontext; | |
788 | } | |
789 | if (err) | |
790 | goto badframe; | |
791 | ||
1da177e4 LT |
792 | return 1; |
793 | ||
794 | badframe: | |
795 | #if DEBUG_SIG | |
796 | printk("badframe in setup_rt_frame, regs=%p frame=%p newsp=%lx\n", | |
797 | regs, frame, newsp); | |
798 | #endif | |
76462232 CD |
799 | if (show_unhandled_signals) |
800 | printk_ratelimited(regs->msr & MSR_64BIT ? fmt64 : fmt32, | |
801 | current->comm, current->pid, "setup_rt_frame", | |
802 | (long)frame, regs->nip, regs->link); | |
d0c3d534 | 803 | |
1da177e4 LT |
804 | force_sigsegv(signr, current); |
805 | return 0; | |
806 | } |